


LM5160-Q1 入力範囲の広い65V、2A同期整流降圧/ Fly-Buck™ DC/DC コンバータ

1 特長

- 車載アプリケーション向けにAEC-Q100認定済み
 - 温度グレード1: $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$
 - HBM ESD分類レベル2
 - CDM ESD分類レベルC5
 - 4.5V~65Vの広い入力電圧範囲
 - ハイサイド/ローサイド・スイッチ内蔵
 - 外付けショットキー・ダイオードが不要
 - 最大2Aの負荷電流
 - CISPR 25 EMI規格に準拠
 - 適応型コンスタント・オンタイム制御
 - 外部ループ補償不要
 - 高速過渡応答
 - 強制PWMまたはDCM動作を選択可能
 - FPWMによるマルチ出力 Fly-Buck™
 - ほぼ一定のスイッチング周波数
 - 抵抗により最高1MHzに設定可能
 - ソフトスタート時間をプログラム可能
 - プリバイアス付きスタートアップ
 - $\pm 1\%$ の帰還基準電圧
 - 本質的な保護機能による堅牢な設計
 - ピーク電流制限保護
 - 入力UVLOおよびヒステリシスを調整可能
 - VCCおよびゲート・ドライブのUVLO保護
- 代表的な同期整流降圧アプリケーション回路



- ヒステリシス付きのサーマル・シャットダウン保護
- 14ピンHTSSOPパッケージ、0.65mmピッチ
- WEBENCH® Power Designerにより、LM5160-Q1を使用するカスタム設計を作成

2 アプリケーション

- 車載用DC/DCコンバータ
- IGBTゲート・ドライブのバイアス電源
- 低消費電力の絶縁DC/DC (Fly-Buck)

3 概要


LM5160-Q1は65V、2Aの同期整流降圧コンバータで、ハイサイドとローサイドのMOSFETが内蔵されています。適応型コンスタント・オンタイム制御方式はループ補償が必要なく、高い降圧比と高速な過渡応答を実現できます。内部のフィードバック・アンプにより、動作温度範囲の全体にわたって出力電圧を $\pm 1\%$ にレギュレートします。オン時間は入力電圧に反比例し、結果としてスイッチング周波数はほぼ一定になります。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LM5160-Q1	HTSSOP (14)	4.40mmx5.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

代表的なFly-Buckアプリケーション回路



目次

1	特長	1	8.4	Device Functional Modes	15
2	アプリケーション	1	9	Application and Implementation	16
3	概要	1	9.1	Application Information	16
4	改訂履歴	2	9.2	Typical Applications	17
5	概要(続き)	3	9.3	Do's and Don'ts	25
6	Pin Configuration and Functions	4	10	Power Supply Recommendations	26
7	Specifications	5	11	Layout	27
7.1	Absolute Maximum Ratings	5	11.1	Layout Guidelines	27
7.2	ESD Ratings	5	11.2	Layout Example	27
7.3	Recommended Operating Conditions	5	12	デバイスおよびドキュメントのサポート	28
7.4	Thermal Information	6	12.1	デバイス・サポート	28
7.5	Electrical Characteristics	6	12.2	ドキュメントのサポート	28
7.6	Switching Characteristics	7	12.3	ドキュメントの更新通知を受け取る方法	29
7.7	Typical Characteristics	8	12.4	コミュニティ・リソース	29
8	Detailed Description	11	12.5	商標	29
8.1	Overview	11	12.6	静電気放電に関する注意事項	29
8.2	Functional Block Diagram	11	12.7	Glossary	30
8.3	Feature Description	12	13	メカニカル、パッケージ、および注文情報	30

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision B (November 2017) から Revision C に変更	Page
• 「特長」変更	1
• 表紙の回路図 変更	1
• Changed <i>Pinout Drawing</i>	4
• Changed <i>ESD Ratings</i>	5
• Changed <i>Function Block Diagram</i>	11
• Changed <i>Power Supply Recommendations</i>	26
• 変更 関連資料	28

Revision A (November 2015) から Revision B に変更	Page
• AEC-Q100認定済みの箇条書き項目を更新	1
• Deleted the lead temperature from the <i>Absolute Maximum Ratings</i> table	5
• Moved the <i>Ripple Configuration</i> section to the <i>Application Information</i> section	16
• Changed the <i>Application Performance Plots</i> title to <i>Application Curves</i> in both typical application sections	21
• Added layout details with LM5160-Q1 HTSSOP-14 package	27
• 変更 「静電放電に関する警告」声明	29


2015年7月発行のものから更新	Page
• Changed current limit off-timer in the Electrical Characteristics to 16	6

5 概要 (続き)

ピークおよびバレー電流制限回路により、過負荷状況から保護されます。低電圧誤動作防止(EN/UVLO)回路では、入力の低電圧スレッシュホールドとヒステリシスを別々に調整できます。LM5160-Q1はFPWMピンにより、無負荷から全負荷までの全域で連続導通モード(CCM)で動作するか、または軽負荷時に効率を上げるため自動的に不連続導通モード(DCM)に切り替わるようにプログラムされます。強制CCM動作では、複数の出力と、結合インダクタを使用する絶縁Fly-Buckアプリケーションがサポートされます。

LM5160-Q1は、車載用AEC-Q100グレード1に認定済みで、0.65mmピン・ピッチの14ピンHTSSOPパッケージで供給されます。

6 Pin Configuration and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	AGND	—	Analog Ground. Ground connection of internal control circuits.
2	PGND	P	Power Ground. Ground connection of the internal synchronous rectifier FET.
3	VIN	P	Input supply connection. Operating input range is 4.5 V to 65 V.
4	EN/UVLO	I	Precision enable. Input pin of undervoltage lockout (UVLO) comparator.
5	RON	I	On-time programming pin. A resistor between this pin and VIN sets the switch on-time as a function of input voltage.
6	SS	I	Soft-start. Connect a capacitor from SS to AGND to control output rise time and limit overshoot.
8	FPWM	I	Forced PWM logic input pin. Connect to AGND for discontinuous conduction mode (DCM) with light loads. Connect to VCC for continuous conduction mode (CCM) at all loads and Fly-Buck configuration.
9	FB	I	Feedback input of voltage regulation comparator.
10	VCC	O	Internal high voltage start-up regulator bypass capacitor pin.
11	BST	P	Bootstrap capacitor pin. Connect a capacitor between BST and SW to bias gate driver of high-side buck FET.
12,13	SW	P	Switch node. Source connection of high-side buck FET and drain connection of low-side synchronous rectifier FET.
7,14	NC	—	No Connection.
—	EP	—	Exposed Pad. Connect to AGND and printed-circuit board ground plane to improve power dissipation.

(1) P = Power, G = Ground, I = Input, O = Output.

7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature of -40°C to 150°C (unless otherwise noted).⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Input voltages	VIN to AGND	-0.3	70	V
	EN/UVLO to AGND	-0.3	70	
	RON to AGND	-0.3	70	
	BST to AGND	-0.3	84	
	VCC to AGND	-0.3	14	
	FPWM to AGND	-0.3	14	
	SS to AGND	-0.3	7	
	FB to AGND	-0.3	7	
Output voltages	BST to SW	-0.3	14	V
	BST to VCC		70	
	SW to AGND	-1.5	70	
	SW to AGND (20-ns transient)	-3		
Operating junction temperature, T_J ⁽³⁾		-40	150	$^{\circ}\text{C}$
Storage temperature, T_{stg}		-65	150	$^{\circ}\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) High junction temperatures degrade operating lifetimes. Operating lifetime is derated for junction temperatures greater than 125°C .

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	± 2000	V
		Charged-device model (CDM), per AEC Q100-011	± 750	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature of -40°C to 150°C (unless otherwise noted).⁽¹⁾

	MIN	MAX	UNIT
V_{IN} input voltage	4.5	65	V
I_{OUT} output current		2	A
Operating junction temperature	-40	150	$^{\circ}\text{C}$

- (1) *Recommended Operating Ratings* are conditions under the device is intended to be functional. For specifications and test conditions, see [Electrical Characteristics](#).

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM5160-Q1	UNIT
		PWP (HTSSOP)	
		14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	39.3	°C/W
R _{θJCb}	Junction-to-case (bottom) thermal resistance	2.0	°C/W
ψ _{JB}	Junction-to-board thermal characteristic parameter	19.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	19.6	°C/W
R _{θJc}	Junction-to-case (top) thermal resistance	22.8	°C/W
ψ _{JT}	Junction-to-top thermal characteristic parameter	0.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) report.

7.5 Electrical Characteristics

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over T_J = –40°C to 125°C. Unless otherwise stated, V_{IN} = 24 V. ⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I _{SD}	Input shutdown current	V _{IN} = 24 V, V _{EN/UVLO} = 0 V		50	90.7	μA
I _{OP}	Input operating current	V _{IN} = 24 V, V _{FB} = 3 V, non-switching		2.3	2.84	mA
VCC SUPPLY						
V _{CC}	Bias regulator output	V _{IN} = 24 V, I _{CC} = 20 mA	6.47	7.5	8.52	V
V _{CC}	Bias regulator current limit	V _{IN} = 24 V	30			mA
V _{CC(UV)}	VCC undervoltage threshold	V _{VCC} rising		3.98	4.1	V
V _{CC(HYS)}	VCC undervoltage hysteresis	V _{VCC} falling		185		mV
V _{CC(LDO)}	VIN – VCC dropout voltage	V _{IN} = 4.5 V, I _{VCC} = 20 mA		165	260	mV
HIGH-SIDE FET						
R _{DS(ON)}	High-side on-state resistance	V _{BST} – V _{SW} = 7 V, I _{SW} = 1 A		0.29		Ω
BST _(UV)	Bootstrap gate drive UV	V _{BST} – V _{SW} rising		2.93	3.6	V
BST _(HYS)	Gate drive UV hysteresis	V _{BST} – V _{SW} falling		200		mV
LOW-SIDE FET						
R _{DS(ON)}	Low-side on-state resistance	I _{SW} = 1 A		0.13		Ω
HIGH-SIDE CURRENT LIMIT						
I _{LIM(HS)}	High-side current limit threshold		2.125	2.5	2.875	A
T _{RES}	Current limit response time	I _{LIM(HS)} threshold detect to FET turnoff		100		ns
T _{OFF1}	Current limit forced off-time	V _{FB} = 0 V, V _{IN} = 65 V	16	29	39.8	μs
T _{OFF2}	Current limit forced off-time	V _{FB} = 1 V, V _{IN} = 24 V	2.18	3.5	5.12	μs
LOW-SIDE CURRENT LIMIT						
I _{SOURCE(LS)}	Sourcing current limit		1.9	2.5	3	A
I _{SINK(LS)}	Sinking current limit			5.4		A
DIODE EMULATION						
V _{FPWM(LOW)}	FPWM input logic low	V _{IN} = 24 V			1	V
V _{FPWM(HIGH)}	FPWM input logic high	V _{IN} = 24 V	3			V
I _{ZX}	Zero cross detect current	FPWM = AGND (diode emulation)		0		mA
REGULATION COMPARATOR						
V _{REF}	FB regulation level	V _{IN} = 24 V	1.975	1.995	2.015	V
I _(Bias)	FB input bias current	V _{IN} = 24 V			100	nA

(1) All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

(2) The junction temperature (T_J in °C) is calculated from the ambient temperature (T_A in °C) and power dissipation (P_D in Watts) as follows: T_J = T_A + (P_D • R_{θJA}) where R_{θJA} (in °C/W) is the package thermal impedance provided in [Thermal Information](#).

Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over $T_J = -40^\circ\text{C}$ to 125°C . Unless otherwise stated, $V_{IN} = 24\text{ V}$.⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR CORRECTION AMPLIFIER and SOFT START						
G_M	Error amp transconductance	$V_{FB} = V_{REF} \pm 10\text{ mV}$		105		$\mu\text{A/V}$
$I_{EA(\text{Source})}$	Error amp source current	$V_{FB} = 1\text{ V}, V_{SS} = 1\text{ V}$	7.62	10.2	12.51	μA
$I_{EA(\text{Sink})}$	Error amp sink current	$V_{FB} = 5\text{ V}, V_{SS} = 2.25\text{ V}$	7.46	10	12.2	μA
$V_{(SS-FB)}$	$V_{SS} - V_{FB}$ clamp voltage	$V_{FB} = 1.75\text{ V}, C_{SS} = 1\text{ nF}$		135		mV
I_{SS}	Soft-start charging current	$V_{SS} = 0.5\text{ V}$	7.63	10.2	12.5	μA
ENABLE/UVLO						
$V_{UVLO(\text{TH})}$	UVLO threshold	$V_{EN/UVLO}$ rising	1.213	1.24	1.277	V
$I_{UVLO(\text{HYS})}$	UVLO hysteresis current	$V_{EN/UVLO} = 1.4\text{ V}$	15	20	25	μA
$V_{SD(\text{TH})}$	Shutdown mode threshold	$V_{EN/UVLO}$ falling	0.28	0.35		V
$V_{SD(\text{HYS})}$	Shutdown threshold hysteresis	$V_{EN/UVLO}$ rising		47		mV
THERMAL SHUTDOWN						
T_{SD}	Thermal shutdown threshold			175		$^\circ\text{C}$
$T_{SD(\text{HYS})}$	Thermal shutdown hysteresis			20		$^\circ\text{C}$

7.6 Switching Characteristics

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over $T_J = -40^\circ\text{C}$ to 125°C . Unless otherwise stated, $V_{IN} = 24\text{ V}$.⁽¹⁾

		MIN	TYP	MAX	UNIT
MINIMUM OFF-TIME					
$T_{\text{OFF-MIN}}$	Minimum off-time, $V_{FB} = 0\text{ V}$		170		ns
ON-TIME GENERATOR					
T_{ON1}	$V_{IN} = 24\text{ V}, R_{\text{ON}} = 100\text{ k}\Omega$	312	428	520	ns
T_{ON2}	$V_{IN} = 24\text{ V}, R_{\text{ON}} = 200\text{ k}\Omega$	625	818	1040	ns
T_{ON3}	$V_{IN} = 8\text{ V}, R_{\text{ON}} = 100\text{ k}\Omega$	937	1247	1563	ns
T_{ON4}	$V_{IN} = 65\text{ V}, R_{\text{ON}} = 100\text{ k}\Omega$	132	176	220	ns

- (1) All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

7.7 Typical Characteristics

T_A = 25°C, unless otherwise noted. Please refer to [Typical Applications](#) for circuit designs.




Figure 1. Efficiency at 500 kHz




Figure 2. Efficiency at 250 kHz




Figure 3. Efficiency CCM vs DCM at 300 kHz




Figure 4. Efficiency vs Input Voltage at 300 kHz




Figure 5. V_{CC} vs V_{IN}




Figure 6. V_{CC} vs I_{CC}

Typical Characteristics (continued)

T_A = 25°C, unless otherwise noted. Please refer to [Typical Applications](#) for circuit designs.




Figure 7. T_{OFF} (I_{LIM}) vs V_{FB}




Figure 8. T_{ON} vs V_{IN}




Figure 9. Switching Frequency vs V_{IN}




Figure 10. I_{IN} vs V_{IN} (Operating, Non-Switching)




Figure 11. Gate Drive UVLO vs Temperature




Figure 12. Reference Voltage vs Temperature

Typical Characteristics (continued)

T_A = 25°C, unless otherwise noted. Please refer to [Typical Applications](#) for circuit designs.




Figure 13. Input Operating Current vs Temperature




Figure 14. Input Shutdown Current vs Temperature




Figure 15. V_{CC} UVLO vs Temperature




Figure 16. Current Limit vs Temperature




Figure 17. FPWM Threshold vs Temperature





Figure 18. Switch Resistance vs Temperature

8 Detailed Description

8.1 Overview

The LM5160-Q1 step-down synchronous switching regulator features all the functions needed to implement a low-cost, efficient buck converter capable of supplying 2 A to the load. This high voltage regulator contains 65-V N-channel buck and synchronous rectifier switches and is available in a 14-pin HTSSOP package with 0.65-mm pin pitch. The regulator operation is based on an adaptive constant on-time control architecture where the on-time is inversely proportional to input voltage V_{IN} . This feature maintains a relatively constant operating frequency with load and input voltage variations. A constant on-time switching regulator requires no loop compensation resulting in fast load transient response. Peak current limit detection circuit is implemented with a forced off-time during current limiting which is inversely proportional to voltage at the feedback pin, V_{FB} and directly proportional to V_{IN} . Varying the current limit off-time with V_{FB} and V_{IN} ensures short-circuit protection with minimal current limit foldback. The LM5160-Q1 can be applied in numerous end equipment systems requiring efficient step-down regulation from higher input voltages. This regulator is well-suited for 24-V industrial systems as well as 48-V telecom and PoE voltage ranges. The LM5160-Q1 integrates an undervoltage lockout (EN/UVLO) circuit to prevent faulty operation of the device at low input voltages and features intelligent current limit and thermal shutdown to protect the device during overload or short circuit.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Control Circuit

The LM5160-Q1 step-down switching regulator employs a control principle based on a comparator and a one-shot timer, with the output voltage feedback (FB) compared to the voltage at the soft-start (SS) pin (V_{SS}). If the FB voltage is below V_{SS} , the internal buck switch is turned on for a conduction time determined by the input voltage and the one-shot programming resistor (R_{ON}). Following the on-time, the buck switch must stay off for the off-time forced by the minimum off-time one-shot. The buck switch remains off until the FB voltage falls below the SS voltage again, when it turns back on for another on-time interval.

During a rapid start-up or when the load current increases suddenly, the regulator operates with minimum off-time per cycle. When regulating the output in steady-state operation, the off-time automatically adjusts to produce the SW voltage duty cycle required for output voltage regulation.

When in regulation, the LM5160-Q1 operates in continuous conduction mode at heavy load currents. If FPWM is connected to ground or left floating, the regulator operates in discontinuous conduction mode at light load with the synchronous rectifier FET in diode emulation. With sufficient load, the LM5160-Q1 operates in continuous conduction mode with the inductor current never reaching zero during the off-time of the high-side FET. In this mode the operating frequency remains relatively constant with load and line variations. The minimum load current for continuous conduction mode is one-half the inductor's ripple current amplitude. The operating frequency is programmed by the resistor connected from VIN to R_{ON} and can be calculated from [Equation 1](#) with R_{ON} expressed in Ohms.

$$F_{sw} = \frac{V_{OUT}}{R_{ON} \times 1 \times 10^{-10}} \text{ Hz} \quad (1)$$

In discontinuous conduction mode, current through the inductor ramps up from zero to a peak value during the on-time, then ramps back to zero before the end of the off-time. The next on-time interval starts when the voltage at FB falls below V_{SS} . When the inductor current is zero during the high-side FET off-time, the load current is supplied by the output capacitor. In this mode, the operating switching frequency is lower than the continuous conduction mode switching frequency and the frequency varies with load. Discontinuous conduction mode maintains conversion efficiency at light loads because the switching losses reduce with the decrease in load and frequency.

The output voltage is set by two external resistors (R_{FB1} , R_{FB2}). Calculate the regulated output voltage from [Equation 2](#).

$$V_{OUT} = \frac{V_{REF} \times (R_{FB2} + R_{FB1})}{R_{FB1}} \text{ V}$$

where

- $V_{REF} = 2 \text{ V}$ (typical) is the feedback reference voltage. (2)

8.3.2 VCC Regulator

The LM5160-Q1 contains an internal high-voltage linear regulator with a nominal output voltage of 7.5 V (typical). The VCC regulator is internally current limited to 30 mA (minimum). This regulator supplies power to internal circuit blocks including the synchronous FET gate driver and the logic circuits. When the VCC voltage reaches the undervoltage lockout ($V_{CC(UV)}$) threshold of 3.98 V (typical), the IC is enabled. An external capacitor at the VCC pin stabilizes the regulator and supplies transient VCC current to the gate drivers. An internal diode connected from VCC to BST replenishes the charge in the high-side gate drive bootstrap capacitor when the SW voltage is low.

Feature Description (continued)

8.3.3 Regulation Comparator

The feedback voltage at the FB pin is compared to the SS pin voltage V_{SS} . In normal operation when the output voltage is in regulation, an on-time interval is initiated when the voltage at FB pin falls below V_{SS} . The high-side buck switch stays on for a pre-defined on-time causing the FB voltage to rise. After the on-time interval expires, the high-side switch remains off until the FB voltage falls below V_{SS} . During start-up, the FB voltage is below V_{SS} at the end of each on-time interval and the high-side switch turns on again after the minimum forced off-time of 170 ns (typical). When the output is shorted to ground ($V_{FB} = 0$ V), the high-side peak current limit is triggered, the high-side FET is turned off and remains off for a period determined by the current limit off-timer. See [Current Limit](#) for additional information.

8.3.4 Soft Start

The soft-start feature of the LM5160-Q1 allows the converter to gradually reach a steady-state operating point, thereby reducing start-up stresses and current surges. When the EN/UVLO voltage is above the EN/UVLO standby threshold $V_{UVLO(TH)} = 1.24$ V (typical) and the VCC voltage exceeds the VCC undervoltage threshold, $V_{CC(UV)} = 3.98$ V (typical), an internal 10- μ A current source charges the external capacitor at the SS pin (C_{SS}) from 0 V to 2 V. The voltage at SS is the noninverting input of the internal FB comparator. The soft-start interval ends when the SS capacitor is charged to the 2-V reference level. The ramping voltage at SS produces a controlled, monotonic output voltage start-up. Use a minimum soft-start capacitance of 1 nF for all applications.

8.3.5 Error Amplifier

The LM5160-Q1 provides a transconductance (G_M) error amplifier that minimizes the difference between the reference voltage (V_{REF}) and the average feedback (FB) voltage. This amplifier reduces the load and line regulation errors that are common in constant on-time regulators. The soft-start capacitor C_{SS} provides compensation for this error correction loop. The soft-start capacitor must be greater than 1 nF to ensure stability.

8.3.6 On-Time Generator

The on-time of the LM5160-Q1 high-side MOSFET is determined by the R_{ON} resistor and is inversely proportional to the input voltage (V_{IN}). The inverse relationship with V_{IN} results in a nearly constant frequency as V_{IN} is varied. Calculate the on-time from [Equation 3](#) with R_{ON} expressed in Ohms.

$$T_{ON} = \frac{R_{ON} \times 1 \times 10^{-10}}{V_{IN}} \text{ s} \quad (3)$$

To set a specific continuous conduction mode switching frequency (F_{SW} expressed in Hz), determine the R_{ON} resistor from [Equation 4](#).

$$R_{ON} = \frac{V_{OUT}}{F_{SW} \times 1 \times 10^{-10}} \Omega \quad (4)$$

R_{ON} must be selected for a minimum on-time (at maximum V_{IN}) greater than 150 ns for proper operation. This minimum on-time requirement limits the maximum switching frequency of applications with relatively high V_{IN} and low V_{OUT} .

8.3.7 Current Limit

The LM5160-Q1 provides an intelligent current limit off-timer that adjusts the off-time to reduce the foldback in the current limit. If the peak value of the current in the buck switch exceeds 2.5 A (typical), the present on-time interval is immediately terminated and a non-resettable off-timer is initiated. The length of the off-time is controlled by the FB voltage and the input voltage V_{IN} . As an example, when $V_{FB} = 0$ V and $V_{IN} = 24$ V, the off-time is set to 10 μ s. This condition occurs if the output is shorted or during the initial phase of start-up. In cases of output overload where the FB voltage is greater than zero volts (a soft short), the current limit off-time is reduced. Decreasing the off-time during less severe overloads reduces the current limit foldback, overload recovery time, and start-up time. Calculate the current limit off-time using [Equation 5](#).

$$T_{OFF(CL)} = \frac{5V_{IN}}{24V_{FB} + 12} \mu\text{s} \quad (5)$$

Feature Description (continued)

8.3.8 N-Channel Buck Switch and Driver

The LM5160-Q1 integrates an N-channel buck switch and associated floating high-side gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage bootstrap diode. A 10-nF or larger ceramic capacitor connected between BST and SW provides the voltage to the high-side driver during the buck switch on-time. During the off-time, the SW node is pulled down to approximately 0 V and the bootstrap capacitor charges from VCC through the internal bootstrap diode. The minimum off-time of 170 ns (typical) provides a minimum time each cycle to recharge the bootstrap capacitor.

8.3.9 Synchronous Rectifier

The LM5160-Q1 provides an internal low-side synchronous rectifier N-channel FET. This low-side FET provides a low resistance path for the inductor current when the high-side FET is turned off.

With the FPWM pin connected to ground or left floating, the LM5160-Q1 synchronous rectifier operates in diode emulation mode. Diode emulation enables the pulse-skipping during light load conditions. This leads to a reduction in the average switching frequency at light loads. Switching losses and FET gate driver losses, both of which are proportional to switching frequency, are significantly reduced and efficiency is improved. This pulse-skipping mode also reduces the circulating inductor currents and losses associated with a continuous conduction mode (CCM).

When FPWM is pulled high, diode emulation is disabled. The inductor current can flow in either direction through the low-side FET, resulting in CCM operation with nearly constant switching frequency. A negative sink current limit circuit limits the current that can flow into SW and through the low-side FET to ground. In a buck regulator application, large negative current typically only flows from V_{OUT} to SW if V_{OUT} is lifted above the output regulation setpoint.

8.3.10 Enable / Undervoltage Lockout (EN/UVLO)

The LM5160-Q1 contains a dual-level undervoltage lockout (EN/UVLO) circuit. When the EN/UVLO voltage is below 0.35 V, the regulator is in a low-current shutdown mode. When the EN/UVLO voltage is greater than 0.35 V (typical) but less than 1.24 V (typical), the regulator is in standby mode. In standby mode, the VCC bias regulator is active but converter switching remains disabled. When the voltage at the VCC exceeds the VCC rising threshold, $V_{CC(UV)} = 3.98$ V (typical), and the EN/UVLO voltage is greater than 1.24 V, normal switching operation begins. Use an external resistor voltage divider from VIN to GND to set the minimum operating voltage of the regulator.

EN/UVLO hysteresis is implemented with an internal 20 μ A (typical) current source ($I_{UVLO(HYS)}$) that is switched on or off into the impedance of the EN/UVLO pin resistor divider. When the EN/UVLO threshold is exceeded, the current source is activated to effectively raise the voltage at the EN/UVLO pin. The hysteresis is equal to the value of this current times the upper resistance of the resistor divider, R_{UV2} . See [Functional Block Diagram](#).

8.3.11 Thermal Protection

The LM5160-Q1 must be operated such that the junction temperature does not exceed 150°C during normal operation. An internal thermal shutdown circuit is provided to protect the LM5160-Q1 in the event of higher than normal junction temperature. When activated, typically at 175°C, the controller is forced into a low-power reset state, disabling the high-side buck switch and the VCC regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature falls below 155°C (typical hysteresis of 20°C), the VCC regulator is enabled and operation resumes.

8.4 Device Functional Modes

8.4.1 Forced Pulse Width Modulation (FPWM) Mode

The [Synchronous Rectifier](#) section gives a brief introduction to the LM5160-Q1 diode emulation feature. The FPWM pin allows the power supply designer to select either CCM or DCM operation at light loads. When FPWM is connected to ground or left floating (FPWM = 0), a pulse-skipping mode and a zero-cross current detector circuit are enabled. The zero-cross detector turns off the low-side FET when the inductor current falls to zero (I_{LZX} , see [Electrical Characteristics](#)). This feature allows the LM5160-Q1 regulator to operate in DCM mode at light loads. In the DCM state, the switching frequency decreases with lighter loads.

If FPWM is pulled high (FPWM connected to VCC), the LM5160-Q1 operates in CCM even at light loads. This option allows the synchronous rectifier FET to conduct until the start of the next high-side switch cycle. The inductor current drops to zero and then reverse direction (negative direction through inductor), passing from drain to source of the low-side FET. The current flows continuously until the FB comparator initiates another high-side switch on-time. CCM operation reduces efficiency at light load but improves the transient response to step load changes and provides nearly constant switching frequency.

Table 1. FPWM Pin Mode Summary

FPWM PIN CONNECTION	LOGIC STAGE	DESCRIPTION
GND or Floating (High Z)	0	The FPWM pin is grounded or left floating. DCM enabled at light loads.
V _{CC}	1	The FPWM pin is connected to VCC. The LM5160-Q1 then operates in CCM mode at light loads.

8.4.2 Undervoltage Detector

The following table summarizes the dual threshold levels of the undervoltage lockout (EN/UVLO) circuit explained in [Enable / Undervoltage Lockout \(EN/UVLO\)](#).

Table 2. UVLO Pin Mode Summary

EN/UVLO PIN VOLTAGE	VCC REGULATOR	MODE	DESCRIPTION
< 0.35 V	Off	Shutdown	V _{CC} regulator disabled. High-side and low-side FETs disabled.
0.35 V to 1.24 V	On	Standby	V _{CC} regulator enabled. High-side and low-side FETs disabled.
> 1.24 V	V _{CC} < V _{CC(UV)}	Standby	V _{CC} regulator enabled. High-side and low-side FETs disabled.
	V _{CC} > V _{CC(UV)}	Operating	V _{CC} regulator enabled. Switching enabled.

If input UVLO is not required, EN/UVLO can be driven by a logic signal as an enable input or connected directly to VIN. If EN/UVLO is directly connected to VIN, the regulator begins switching when V_{CC(UV)} = 3.98 V (typical) is satisfied.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LM5160-Q1 is a synchronous buck or Fly-Buck DC/DC converter designed to operate over wide input voltage and output current ranges. LM5160-Q1 [quick-start calculator tools](#) are available for download to design a single-output synchronous buck converter or an isolated dual-output Fly-Buck converter. For a detailed design guide of the Fly-Buck converter, refer to [AN-2292 Designing an Isolated Buck \(Fly-Buck\) Converter](#) application report (SNVA674). Alternatively, use online WEBENCH software to create a complete buck or Fly-Buck design and generate the bill of materials, estimated efficiency, solution size and cost of the complete solution.

[Typical Applications](#) describes a few application circuits using the LM5160-Q1 with detailed, step-by-step design procedures.




9.1.1 Ripple Configuration

The LM5160-Q1 uses an adaptive constant on-time (COT) control scheme in which the PWM on-time is set by a one-shot timer and the off-time is set by the feedback voltage (V_{FB}) falling below the reference voltage. Therefore, for stable operation, the feedback voltage must decrease monotonically in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage (V_{FB}) during the off-time must be large enough to dominate any noise present at the feedback node.

[Table 3](#) presents three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple from the output of the converter to the feedback node (FB). The output voltage ripple has two components:

1. Capacitive ripple caused by the inductor ripple current charging or discharging the output capacitor.
2. Resistive ripple caused by the inductor ripple current flowing through the ESR of the output capacitor and R_3 .


Table 3. Ripple Configurations

TYPE 1	TYPE 2	TYPE 3
Lowest Cost	Reduced Ripple	Minimum Ripple
		
$R_3 \geq \frac{25 \text{ mV} \times V_O}{V_{REF} \times \Delta I_{L1, \min}}$	$C_{ff} \geq \frac{5}{F_{SW} \times (R_{FB2} \parallel R_{FB1})}$ $R_3 \geq \frac{25 \text{ mV}}{\Delta I_{L1, \min}}$	$R_A C_A \leq \frac{(V_{IN, \min} - V_O) \times T_{ON}(@ V_{IN, \min})}{25 \text{ mV}}$
	(6)	(7)
		(8)

The capacitive ripple is out-of-phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at output (V_{OUT}) for stable operation. If this condition is not satisfied, unstable switching behavior is observed in COT converters with multiple on-time bursts in close succession followed by a long off-time.

Type 3 ripple method uses a ripple injection circuit with R_A , C_A and the switch-node (SW) voltage to generate a triangular ramp. This ramp is then AC-coupled into the feedback node (FB) using coupling capacitor C_B . Because this circuit does not use the output voltage ripple, it is suited for applications where low output voltage ripple is imperative. For more information on each ripple generation method, refer to the [AN-1481 Controlling Output Ripple & Achiev ESR Indep Constant On-Time Regulator Designs](#) application note.

9.2 Typical Applications



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation and test results of an LM5160-powered implementation, refer to [Wide-Input Isolated IGBT Gate-Drive Fly-Buck Power Supply for Three-Phase Inverters](#) reference design.

9.2.1 LM5160-Q1 Synchronous Buck (10-V to 60-V Input, 5-V Output, 1.5-A Load)

A typical application example is a synchronous buck converter operating from a wide input voltage range of 10 V to 65 V and providing a stable 5-V output voltage with output current capability of 1.5 A. [Figure 19](#) shows the complete schematic for a typical synchronous buck application circuit. The components are labeled by numbers instead of the descriptive name used in the previous sections. For example, R3 represents R_{ON} and so forth.




Figure 19. LM5160-Q1 Synchronous Buck Application Circuit

NOTE

This and subsequent design examples are provided herein to showcase the LM5160-Q1 converter in several different applications. Depending on the source impedance of the input supply bus, an electrolytic capacitor may be required at the input to ensure stability, particularly at low input voltage and high output current operating conditions. See [Power Supply Recommendations](#) for more detail.

9.2.1.1 Design Requirements

Table 4 summarizes the operating parameters:

Table 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	10 V to 65 V
Output	5 V
Load current	1.5 A
Nominal switching frequency	300 kHz
Light-load operating mode	CCM, FPWM = VCC

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the LM5160-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.1.2.2 Feedback Resistor Divider - R_{FB1} , R_{FB2}

With the required output voltage setpoint at 5 V and $V_{FB} = 2$ V (typical), calculate the ratio of R6 (R_{FB1}) to R5 (R_{FB2}) using [Equation 9](#).

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT}}{V_{REF}} - 1 \quad (9)$$

The resistor ratio calculates to be 3:2. Choose standard values of R6 (R_{FB1}) = 2 k Ω and R5 (R_{FB2}) = 3.01 k Ω . Higher or lower values can be used as long as a ratio of the 3:2 is maintained.

9.2.1.2.3 Switching Frequency - R_{ON}

The duty cycle required to maintain output regulation at the minimum input voltage restricts the maximum switching frequency of the LM5160-Q1. The maximum value of the minimum forced off-time, $T_{OFF,min}$, limits the duty cycle and therefore the switching frequency. Calculate the maximum frequency that avoids output dropout at minimum input voltage using [Equation 10](#).

$$F_{SW,max}(@V_{IN,min}) = \frac{V_{IN,min} - V_{OUT}}{V_{IN,min} \times T_{OFF,min}(ns)} \quad (10)$$

For this design example, the maximum frequency based on the minimum off-time limitation of $T_{OFF,min}$ (typical) = 170 ns is calculated as $F_{SW,max}(@V_{IN,min}) = 2.9$ MHz. This value is well above 1 MHz, the maximum possible operating frequency of the LM5160-Q1.

At maximum input voltage the maximum switching frequency of the LM5160-Q1 is restricted by the minimum on-time, $T_{ON,min}$ which limits the minimum duty cycle of the converter. Calculate the maximum frequency at maximum input voltage using [Equation 11](#).

$$F_{SW, \max (@ V_{IN, \max})} = \frac{V_{OUT}}{V_{IN, \max} \times T_{ON, \min} (\text{ns})} \quad (11)$$

Using Equation 11 and $T_{ON, \min}$ (typical) = 150 ns, the maximum achievable switching frequency is $F_{SW, \max (@ V_{IN, \min})} = 514$ kHz. Taking this value as the maximum possible switching frequency over the input voltage range for this application, choose a nominal switching frequency of $F_{SW} = 300$ kHz for this design. The value of resistor R_{ON} sets the nominal switching frequency based on Equation 12.

$$R_{ON} = \frac{V_{OUT}}{F_{SW} \times 1 \times 10^{-10}} \Omega \quad (12)$$

For this particular application with $F_{SW} = 300$ kHz, R_{ON} calculates to be 167 k Ω . Selecting a standard value for R3 (R_{ON}) = 169 k Ω ($\pm 1\%$) results in a nominal frequency of 296 kHz. The resistor value may need to be adjusted further in order to achieve the required switching frequency as the switching frequency in COT converters varies slightly ($\pm 10\%$) with input voltage and/or output current. Operation at a lower nominal switching frequency results in higher efficiency but increases the inductor and capacitor values leading to a larger total solution size.

9.2.1.2.4 Inductor - L

Select the inductor to limit the inductor ripple current between 20 and 40 percent of the maximum load current. Calculate the minimum value of the inductance required in this application from Equation 13.

$$L_{\min} = \frac{V_O \times (V_{IN, \max} - V_O)}{V_{IN, \max} \times F_{SW} \times I_{O, \max} \times 0.4} \quad (13)$$

Based on Equation 13, determine the minimum value of the inductance as 26 μH for $V_{IN} = 65$ V (maximum) and inductor ripple current equal to 40 percent of the maximum load current. Allowing some margin for inductance variation with current, select a higher standard value of L1 (L) = 47 μH for this design.

The peak inductor current at maximum load must be smaller than the minimum current limit threshold of the high-side FET, as given in *Electrical Characteristics* table. Determine the inductor ripple current at any input voltage using Equation 14.

$$\Delta I_L = \frac{V_O \times (V_{IN} - V_O)}{V_{IN} \times F_{SW} \times L} \quad (14)$$

Calculate the peak-to-peak inductor ripple current as 180 mA and 332 mA at the minimum and maximum input voltages, respectively. Determine the maximum peak inductor current in the buck FET using Equation 15.

$$I_{L(\text{peak})} = I_{O, \max} + \frac{\Delta I_{L, \max}}{2} \quad (15)$$

In this design with an output current of 1.5 A, the maximum peak inductor current is calculated to be approximately 1.67 A, which is less than the high-side FET minimum current limit threshold.

The saturation current of the inductor must also be carefully considered. The peak value of the inductor current is bound by the high-side FET current limit during overload or short circuit conditions. Based on the high-side FET current limit specification in *Electrical Characteristics*, select an inductor with saturation current rating above 2.875 A.

9.2.1.2.5 Output Capacitor - C_{OUT}

Select the output capacitor to limit the capacitive ripple at the output of the regulator. Maximum capacitive ripple is observed at maximum input voltage. The output capacitance required for a ripple voltage ΔV_O across the capacitor is given by Equation 16.

$$C_{OUT} = \frac{\Delta I_{L, \max}}{8 \times F_{SW} \times \Delta V_{O, \text{ripple}}} \quad (16)$$

Substituting $\Delta V_{O, \text{ripple}} = 10$ mV gives $C_{OUT} = 14$ μF . Two standard 10- μF ceramic capacitors in parallel (C8, C9) are selected. An X7R type capacitor with a voltage rating 16 V or higher must be used for C_{OUT} (C8, C9) to limit the reduction of capacitance due to DC bias voltage.

9.2.1.2.6 Series Ripple Resistor - R_{ESR}

Select the series resistor such that sufficient ripple is injected at the feedback node (FB). The ripple voltage produced by R_{ESR} is proportional to the inductor ripple current. Therefore, select R_{ESR} based on the lowest inductor ripple current occurring at minimum input voltage. Calculate R_{ESR} using [Equation 17](#).

$$R_{ESR} \geq \frac{25 \text{ mV} \times V_O}{V_{REF} \times \Delta I_{L, \min}} \quad (17)$$

With $V_O = 5 \text{ V}$, $V_{REF} = 2 \text{ V}$ and $\Delta I_{L, \min} = 180 \text{ mA}$ (at $V_{IN, \min} = 10 \text{ V}$) as calculated in [Equation 14](#), [Equation 17](#) requires an R_{ESR} greater than or equal to 0.35Ω . Selecting R7 (R_{ESR}) = 0.47Ω results in approximately 150 mV of maximum output voltage ripple at $V_{IN, \max}$. For applications requiring lower output voltage ripple, use Type II or Type III ripple injection circuits as described in [Ripple Configuration](#).

9.2.1.2.7 VCC and Bootstrap Capacitors - C_{VCC} , C_{BST}

The VCC capacitor charges the bootstrap capacitor during the off-time of the high-side switch and powers internal logic circuits and the low-side sync FET gate driver. The bootstrap capacitor biases the high-side gate driver during the high-side FET on-time. Recommended values for C5 (C_{VCC}) and C4 (C_{BST}) are 1 μF and 10 nF, respectively. Both must be high-quality X7R ceramic capacitors.

9.2.1.2.8 Input Capacitor - C_{IN}

The input capacitor must be large enough to limit the input voltage ripple to an acceptable level. [Equation 18](#) provides the input capacitance C_{IN} required for a worst-case input ripple of $\Delta V_{IN, \text{ripple}}$.

$$C_{IN} = \frac{I_{O, \max} \times D \times (1 - D)}{\Delta V_{IN, \text{ripple}} \times F_{SW}} \quad (18)$$

C_{IN} (C1, C10) supplies most of the switch current during the on-time to limit the voltage ripple at the VIN pin. At maximum load current, when the buck switch turns on, the current into the VIN pin quickly increases to the valley current of the inductor ripple and then ramps up to the peak of the inductor ripple during the on-time of the high-side FET. The average current during the on-time is the output load current. For a worst-case calculation, C_{IN} must supply this average load current during the maximum on-time, without letting the voltage at VIN drop more than the desired input ripple. For this design, the input voltage drop is limited to 0.5 V and the value of C_{IN} is calculated using [Equation 18](#).

Based on [Equation 18](#), the value of the input capacitor is determined as approximately 2.5 μF at $D = 0.5$. Taking into account the decrease in capacitance with applied voltage, two standard value 2.2- μF , 100-V, X7R ceramic capacitors are selected for C1 and C10. The input capacitors must be rated for the maximum input voltage under all operating and transient conditions.

A third input capacitor C2 may be needed in this design as a bypass path for the high-frequency components of input switching current. The value of C2 is 0.1 μF and this bypass capacitor must be placed directly across VIN and PGND (pins 3 and 2) near the IC. The C_{IN} values and location are critical to reducing switching noise and transients.

9.2.1.2.9 Soft-Start Capacitor - C_{SS}

The capacitor at the SS pin determines the soft-start time, that is, the time for the output voltage to reach its final steady-state value. Determine the SS capacitor value from [Equation 19](#):

$$C_{SS} = \frac{I_{SS} \times T_{Startup}}{V_{SS}} \quad (19)$$

With C3 (C_{SS}) set at 22 nF and $V_{SS} = 2 \text{ V}$, $I_{SS} = 10 \mu\text{A}$, $T_{Startup}$ is approximately 4 ms.

9.2.1.2.10 EN/UVLO Resistors - R_{UV1} , R_{UV2}

The UVLO resistors R1 (R_{UV2}) and R2 (R_{UV1}) set the input undervoltage lockout threshold and hysteresis according to [Equation 20](#) and [Equation 21](#).

$$V_{IN(HYS)} = I_{UVLO(HYS)} \times R_{UV2} \quad (20)$$

$$V_{IN,UVLO(rising)} = V_{UVLO(TH)} \left(1 + \frac{R_{UV2}}{R_{UV1}} \right) \tag{21}$$

From the *Electrical Characteristics* table, $I_{UVLO(HYS)} = 20 \mu\text{A}$ (typical). To design for a V_{IN} rising threshold ($V_{IN,UVLO(rising)}$) of 10 V and hysteresis of 2.5 V, Equation 20 and Equation 21 yield $R_{UV1} = 17.98 \text{ k}\Omega$ and $R_{UV2} = 125 \text{ k}\Omega$. Selecting 1% standard values of R2 (R_{UV1}) = 18.2 kΩ and R1 (R_{UV2}) = 127 kΩ result in UVLO rising threshold and hysteresis voltages of 9.89 V and 2.54 V, respectively.

9.2.1.3 Application Curves




Figure 20. Load Regulation




Figure 21. Efficiency vs IOUT




Figure 22. EN/UVLO Start-Up at $V_{IN} = 24 \text{ V}$ and $I_{OUT} = 1 \text{ A}$




Figure 23. Prebias Start-Up at $V_{IN} = 48 \text{ V}$ and $R_{LOAD} = 3 \Omega$




Figure 24. EN/UVLO Start-Up at $V_{IN} = 24\text{ V}$ and $R_{LOAD} = 100\ \Omega$




Figure 25. Start-Up at $V_{IN} = 48\text{ V}$ and $R_{LOAD} = 10\ \Omega$




Figure 26. Load Transient (300 mA – 1.5 A) at $V_{IN} = 24\text{ V}$ With Type 3 Ripple Configuration




Figure 27. Output Short-Circuit at $V_{IN} = 48\text{ V}$

9.2.2 LM5160-Q1 Isolated Fly-Buck (18-V to 32-V Input, 12-V, 4.5-W Isolated Output)



For technical solutions, industry trends, and insights for designing and managing power supplies, please refer to TI's *Power House* blog series.

Below is an application example of an isolated Fly-Buck converter that operates over an input voltage range of 18 V to 32 V. It provides a stable 12-V isolated output voltage with an output power capability of 4.5 W. Figure 28 shows the complete schematic of the Fly-Buck application circuit.




Figure 28. LM5160-Q1 12-V, 4.5-W Fly-Buck Converter Schematic

9.2.2.1 LM5160-Q1 Fly-Buck Design Requirements

This LM5160-Q1 Fly-Buck application example is designed to operate from a 24-V DC supply with line variations from 18 V to 32 V. The example provides a space-optimized and efficient 12-V isolated output solution with secondary load current capability from 0 mA to 400 mA. The primary side remains unloaded in this application. The switching frequency is set at 300 kHz (nominal). This design achieves greater than 88% peak efficiency.

Table 5. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	18 V to 32 V
Isolated output	12 V
Isolated load current range	0 mA to 400 mA
Nominal switching frequency	300 kHz
Peak Efficiency	88%

9.2.2.2 Detailed Design Procedure

The Fly-Buck converter design procedure closely follows the buck converter design outlined in *LM5160-Q1 Synchronous Buck (10-V to 60-V Input, 5-V Output, 1.5-A Load)*. The selection of primary output voltage, transformer turns ratio, rectifier diode, and output capacitors are covered here.

9.2.2.2.1 Selection of V_{OUT1} and Turns Ratio

The primary-side output voltage of a Fly-Buck converter must be no more than one half of the minimum input voltage. For a minimum V_{IN} of 18 V, the primary output voltage (V_{OUT}) must be no higher than 9 V. To generate an isolated output voltage of $V_{OUT(ISO)} = 12 V$, a transformer turns ratio of 1 : 1.5 ($N1 : N2$) is selected. Using this turns ratio, calculate the required primary output voltage V_{OUT} using Equation 22.

$$V_{OUT} = \frac{V_{OUT(ISO)} + 0.7\text{ V}}{1.5} = 8.47\text{ V} \tag{22}$$

The 0.7 V subtracted from $V_{OUT(ISO)}$ represents the forward voltage drop of the secondary rectifier diode. Fine tuning the primary side V_{OUT1} may be required to account for voltage errors due to the leakage inductance of the transformer and the resistance of the transformer windings and the low-side MOSFET of the LM5160-Q1.

9.2.2.2.2 Secondary Rectifier Diode

The secondary rectifier diode must block the maximum input voltage multiplied by the transformer turns ratio. Determine the minimum diode reverse voltage $V_{R(diode)}$ rating from Equation 23.

$$V_{R(diode)} = V_{IN(max)} \times \frac{N2}{N1} + V_{OUT(ISO)} = 32\text{ V} \times 1.5 + 12\text{ V} = 60\text{ V} \tag{23}$$

Select a diode with 60 V or higher reverse voltage rating for this application. If the input voltage (V_{IN}) has transients above the normal operating maximum input voltage of 32 V, then the worst-case transient input voltage must be used in the diode voltage calculation given by Equation 23.

9.2.2.2.3 External Ripple Circuit

A Type 3 ripple circuit is required for Fly-Buck converter applications. The design procedure for ripple components is identical to that in a buck converter. See *Ripple Configuration* for ripple design information.

9.2.2.2.4 Output Capacitor - C_{OUT2}

The Fly-Buck output capacitor conducts higher ripple current than a buck converter output capacitor. Calculate the capacitive ripple for the isolated output capacitor based on the time the rectifier diode is off. During this time the entire output current is supplied by the output capacitor. Calculate the required capacitance for a worst-case V_{OUT2} ($V_{OUT(ISO)}$) ripple voltage using Equation 24.



$$C_{OUT2} = \frac{I_{OUT2}}{\Delta V_{OUT2}} \left(\frac{V_{OUT1}}{V_{IN(MIN)}} \right) \times \frac{1}{f_{sw}}$$

where

- ΔV_{OUT2} is the target ripple at the secondary output. (24)

Equation 24 is an approximation and ignores the ripple components associated with ESR and ESL of the output capacitor. For a $\Delta V_{OUT2} = 100\text{ mV}$, Equation 24 requires $C_{OUT2} = 6.5\text{ }\mu\text{F}$. When selecting a ceramic capacitor, consider its voltage coefficient to ensure sufficient capacitance at the output voltage operating point.

9.2.2.3 Application Curves






Figure 31. Primary Switch Node at $V_{IN} = 24\text{ V}$ and $I_{OUT2} = 200\text{ mA}$




Figure 32. Load Transient at $I_{OUT2} = 100\text{ mA} - 300\text{ mA}$




Figure 33. VIN Start-Up at $I_{OUT2} = 200\text{ mA}$




Figure 34. Secondary Short at $I_{OUT2} = 600\text{ mA}$ and $I_{OUT1} = 200\text{ mA}$

9.3 Do's and Don'ts

As mentioned earlier in *Soft Start*, the SS capacitor C_{SS} must always be more than 1 nF in both buck and Fly-Buck converter applications. Apart from determining the start-up time, this capacitor serves as the external compensation of the internal G_M error amplifier. A minimum value of 1 nF is necessary to maintain stability. The SS pin must not be left floating.

The VCC pin of the LM5160-Q1 must not be biased with an external voltage source. When an improved efficiency requirement warrants an external V_{CC} bias, the LM5160A must be used.

10 Power Supply Recommendations

The LM5160-Q1 DC/DC converter is designed to operate from a wide input voltage range of 4.5 V to 65 V. The characteristics of the input supply must be compatible with the [Absolute Maximum Ratings](#) and [Recommended Operating Conditions](#) tables. In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Estimate the average input current with [Equation 25](#).

$$I_{IN} = \frac{P_{OUT}}{V_{IN} \cdot \eta}$$

where

- η is the efficiency (25)

If the regulator is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables may have an adverse affect on converter operation, particularly during operation at low input voltage. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled on and off. The parasitic resistance causes the input voltage to dip during a load transient. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 10 μ F to 47 μ F is usually sufficient to provide input parallel damping and helps to hold the input voltage steady during large load transients.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The application report [Simple Success with Conducted EMI for DC-DC Converters](#) (SNVA489) provides helpful suggestions when designing an input filter for any switching regulator.

11 Layout

11.1 Layout Guidelines

A proper layout is essential for optimum performance of the circuit. In particular, observe the following guidelines:

- C_{IN} : The loop consisting of input capacitor (C_{IN}), VIN pin and PGND pin carries the switching current. The input capacitor must be placed close to the IC, directly across VIN and PGND pins, and the connections to these two pins must be direct to minimize the switching power loop area. In general, it is not possible to place all of input capacitances near the IC. A good layout practice includes placing the bulk capacitor(s) as close as possible to the VIN pin (see Figure 35). A bypass capacitor measuring 0.1 μF must be placed directly across VIN and PGND (pin 3 and 2, respectively), as close as possible to the IC while complying with all layout design rules.
- C_{VCC} and C_{BST} : The VCC and bootstrap (BST) bypass capacitors supply switching currents to the high-side and low-side gate drivers. These two capacitors must also be placed as close to the IC as possible, and the connecting trace length and loop area must be minimized (see Figure 35).
- The feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of the LM5160-Q1. Therefore, take care while routing the feedback trace to avoid coupling any noise into this pin. In particular, the feedback trace must be short and not run close to magnetic components, or parallel to any other switching trace.
- SW trace: The SW node switches rapidly between VIN and GND every cycle and is therefore a source of noise. The SW node copper area must be minimized. In particular, the SW node must not be inadvertently connected to a copper plane or pour.

11.2 Layout Example




Figure 35. Placement of Bypass Capacitors

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

12.1.2 開発サポート

開発サポートについては、以下を参照してください。

- [LM5160降圧レギュレータ、クイック・スタート・カリキュレータ](#)
- [LM5160降圧レギュレータ、クイック・スタート・カリキュレータ](#)
- [LM5160 PSpiceトランジェント・モデル](#)
- [LM5160 非暗号化PSpiceトランジェント・モデル](#)
- [LM5160 TINA-TIフライバック・リファレンス・デザイン](#)
- TIのリファレンス・デザイン・ライブラリについては、[TIDesigns](#)を参照してください。
- TIのWEBENCH設計環境については、[WEBENCH®設計センター](#)を参照してください。
- この製品の関連デバイスを参照するには、[LM5161-Q1 100V、1A同期整流降圧コンバータ](#)を参照してください。

12.1.2.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、LM5160-Q1デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

12.2 ドキュメントのサポート

12.2.1 関連資料

関連資料については、以下を参照してください。

- 『[LM5160A, LM5160 降圧EVMユーザー・ガイド](#)』(SNVU441)
- 『[LM5160 Fly-Buck \(絶縁型降圧\)ユーザー・ガイド](#)』(SNVU408)
- 『[AN-2292 絶縁型降圧 \(Fly-Buck\)コンバータの設計](#)』(SNVA674)
- 『[AN-1481 コンスタント・オンタイム方式のレギュレータ設計における出力リップルの制御とESRの独立性確保](#)』(SNVA166)
- TI Designs:
 - 『[気中遮断器\(ACB\)用の高分解能、高速スタートアップのデルタ・シグマADCベースAFEのリファレンス・デザイン](#)』(TIDUB80)
 - 『[広入力、絶縁型IGBTゲート駆動Fly-Buck電源、三相インバータ用](#)』(TIDU670)
 - 『[25W PLCコントローラ・ユニット用の入力保護およびバックアップ電源のリファレンス・デザイン](#)』(TIDUCC7)
 - 『[24VAC 電源を使用する、非絶縁型 RS-485 から Wi-Fi へのブリッジのリファレンス・デザイン](#)』(TIDUA48)

ドキュメントのサポート (continued)

- 『24VAC 電源を使用する、絶縁型 RS-485 から Wi-Fi へのブリッジのリファレンス・デザイン』(TIDUA49)
- 『超小型結合インダクタを使用するデュアル出力絶縁型 Fly-Buck のリファレンス・デザイン』(TIDUC31)
- 『2.5W バイポーラ絶縁型 Fly-Buck 超小型のリファレンス・デザイン』(TIDUCA3)
- 『アナログ入力モジュール向けの小型絶縁型 DC/DC コンバータのリファレンス・デザイン』(TIDUBR7)
- 『超音波用の 2.3nV/√Hz、差動、時間ゲイン制御 (TGC) DAC のリファレンス・デザイン』(TIDUD38)
- 『絶縁抵抗判定用のリーク電流測定のためのリファレンス・デザイン』(TIDU873)
- 『PoE アプリケーション用 Class 3 絶縁 Fly-Buck 電源モジュールのリファレンス・デザイン』(TIDU779)
- 『HEV/EV のトラクション用インバータ向け IGBT モジュール過熱保護のリファレンス・デザイン』(TIDUBJ2)
- ホワイト・ペーパー
 - 『Fly-Buck コンバータを使用した絶縁型レールの迅速な設計』
 - 『コスト効率の優れた、要求の厳しいアプリケーション用の広 V_{IN} 、低 EMI の同期整流降圧回路の評価』
 - 『電源の伝導 EMI 仕様の概要』
 - 『電源の放射 EMI 仕様の概要』
- Power House ブログ
 - 「Fly-Buck: よくある質問 (FAQ)」
 - 「Lower EMI and quiet switching with the Fly-Buck™ topology」
 - 「Fly-Buck converter PCB layout tips」
 - 「When is Fly-Buck the right choice for your isolated power needs?」
 - 「How to design for EMC and isolation with Fly-Buck™ converters」
 - 「Create a Fly-Buck™ converter in WEBENCH® Power Designer」
- 『AN-2162: DC/DC コンバータから伝導される EMI での簡単な成功』(SNVA489)
- 『車載用 クランキング・シミュレータ・ユーザー・ガイド』(SLVU984)
- 『新しい熱測定基準の使用』(SBVA025)
- 『半導体と IC パッケージの熱指標』(SPRA953)

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TI の E2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.com では、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TI の設計サポート役に立つ E2E フォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.5 商標

Fly-Buck, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 静電気放電に関する注意事項



すべての集積回路は、適切な ESD 保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.7 Glossary




[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5160QPWPQ1	ACTIVE	HTSSOP	PWP	14	94	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	5160 QPWPQ1	
LM5160QPWPRQ1	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	5160 QPWPQ1	
LM5160QPWPTQ1	ACTIVE	HTSSOP	PWP	14	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	5160 QPWPQ1	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5160QPWPRQ1	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5160QPWPTQ1	HTSSOP	PWP	14	250	178.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5160QPWPRQ1	HTSSOP	PWP	14	2500	356.0	356.0	36.0
LM5160QPWPTQ1	HTSSOP	PWP	14	250	208.0	191.0	35.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM5160QPWPQ1	PWP	HTSSOP	14	94	495	8	2514.6	4.06



4214867/A 09/2016

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.

EXAMPLE BOARD LAYOUT

PWP0014A

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4214867/A 09/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PWP0014A

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
 EXPOSED PAD
 100% PRINTED SOLDER COVERAGE BY AREA
 SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.53 X 3.64
0.125	3.155 X 3.255 (SHOWN)
0.15	2.88 X 2.97
0.175	2.67 X 2.75

4214867/A 09/2016

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated