





Support & training



LM51772 JAJSRI9B - OCTOBER 2023 - REVISED JUNE 2024

## LM51772 I<sup>2</sup>C インターフェイス搭載 55V 4 スイッチ昇降圧コントローラ

## 1 特長

- 入力範囲:0V (V<sub>(BIAS)</sub> ≥ 3.5V) ~55V
- 出力電圧:1V~55V

**TEXAS** 

INSTRUMENTS

- 以下からの I<sup>2</sup>C を介した動的 V。 プログラミング: - 3.3V から最大 48V (20mV 単調刻み)
  - 1V から最大 24V (10mV 単調刻み)
- ピーク電流レギュレーション制御
- すべての動作モードで小さい電圧遷移リップル
- 動的な出力電圧トラッキング (デジタル PWM トラッキ ング入力、アナログトラッキング入力) - I<sup>2</sup>C インターフェイスによるプログラミング経由
- シャットダウン時静止電流:3µA
- 動作時静止電流:60µA
- DRV ピンによる外部 FET 制御
- 軽負荷および高負荷条件で高効率を実現する動作モ ードの選択:
  - パワー セーブ モード (バースト / µSleep)
  - 自動/プログラマブル導通モード
- 高電圧 LDO を内蔵
- 補助高電圧 LDO/リファレンス
- フルブリッジゲートドライブを内蔵
  - 2Aピーク電流能力
  - ブートストラップ過電圧および低電圧保護
  - ブートストラップ ダイオードを内蔵
- 動作モードから独立した固定周波数(昇圧、昇降圧、 降圧)
  - 強制 PWM モードを選択可能
  - スイッチング周波数:100kHz~2.2MHz
  - 外部クロック同期およびクロック出力
- スペクトラム拡散動作を選択可能
- 平均入力または出力電流センサ
  - 0.5A (5mV)~7A (70mV) の範囲で 50mA (500µV) 刻みにプログラム可能
  - ISET ピンを選択可能
- 監視機能の I<sup>2</sup>C インターフェイスの読み出し値
- WEBENCH<sup>®</sup> Power Designer により、LM51772 を 使用するカスタム設計を作成

## 2 アプリケーション

- USB Type-C パワー・デリバリ (ドッキング・ステーショ ン、PC モニタ、デスクトップ PC)
- ワイヤレス充電
- 産業用 PC / 高耐久性 PC
- バッテリ・バックアップ・ユニット
- 商用 DC/DC
- 航空 / 海洋ソナー

• オフハイウェイ車両

## 3 概要

LM51772 は、4 スイッチ昇降圧コントローラです。入力電 圧が、調整された出力電圧よりも高い、等しい、または低 い場合に、レギュレートされた出力電圧を供給します。パ ワーセーブ モードでは、出力の動作範囲全体にわたって 非常に高い効率をサポートします。LM51772 は固定スイ ッチング周波数で動作し、RT または SYNC ピンを経由し て設定できます。強制 PWM で降圧、昇圧、昇降圧動作 中、スイッチング周波数は一定に維持されます。外部補償 ピンにより、さまざまなアプリケーションで非常に高速な過 渡応答が可能です。このデバイスは、すべての動作モード にわたって小さなモード遷移リップルを維持します。出力 電圧とデバイス構成は、内蔵の I<sup>2</sup>C インターフェイスにより 動的にプログラム可能です。内蔵およびオプションのハイ サイド電流センサには、高精度の出力または入力電流制 限機能があります。LM51772の平均電流制限も、I2C イ ンターフェイスにより構成可能です。

## 制旦椿却

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)			
LM51772RHAR	RHA040	6mm × 6mm			

利用可能なすべてのパッケージについては、データシートの末尾 (1)にある注文情報を参照してください。



## 効率と入力電圧との関係、Vo=20V、Io=5A



## 代表的なアプリケーション回路図

このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳)を使用していることがあり、TI では翻訳の正確性および妥当 め
低
性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。





## **Table of Contents**

1	特長	. 1
2	アプリケーション	1
3	概要	. 1
4	Pin Configuration and Functions	3
5	Specifications	.7
	5.1 Absolute Maximum Ratings	. 7
	5.2 Handling Ratings	7
	5.3 Recommended Operating Conditions	<mark>8</mark>
	5.4 Thermal Information	. 8
	5.5 Electrical Characteristics	9
	5.6 Timing Requirements	15
	5.7 Typical Characteristics	17
6	Parameter Measurement Information	23
7	Detailed Description	23
	7.1 Overview	23
	7.2 Functional Block Diagram	24
	7.3 Feature Description	25
	7.4 Device Functional Modes	61
	7.5 Programming	62
8	LM51772 Registers	66

9 Application and Implementation	95
9.1 Application Information	95
9.2 Typical Application	<mark>95</mark>
9.3 Power Supply Recommendations	108
9.4 Layout	109
9.5 USB-PD Source with Power Path	112
9.6 Parallel (Multiphase) Operation	113
9.7 Constant Current LED Driver	114
9.8 Wireless Charging Supply	114
9.9 Bi-Directional Power Backup	115
10 Device and Documentation Support	116
10.1 Documentation Support	116
10.2ドキュメントの更新通知を受け取る方法	116
10.3 サポート・リソース	116
10.4 Trademarks	116
10.5 静電気放電に関する注意事項	116
10.6 用語集	116
11 Revision History	117
12 Mechanical, Packaging, and Orderable	
Information	118



## **4** Pin Configuration and Functions



図 4-1. RHA Package 40-Pin QFN Top View



### 表 4-1. Pin Functions

PI	N	VO(1)	DESCRIPTION		
NAME	NO.				
VCC1	1	0	Auxiliary 5V regulator output. Place a capacitor close to the pin for good decoupling. If the output is disabled by the logic it can be tied to GND with a resistor or pulled to VCC2. Do not leave the pin floating.		
SS/ATRK	2	I/O	Soft-start programming pin. A capacitor between the SS pin and AGND pin programs soft- start time. Analog output voltage tracking pin. The VOUT regulation target can be programmed by connecting the pin to variable voltage reference (for example, through a digital to analog converter). The internal circuit selects the lowest voltage between the pin voltage and the internal voltage reference.		
SYNC	3	1	Synchronization clock input/output. The internal oscillator can be synchronized to an external clock during operation. <i>Do not leave this pin floating</i> . If this function is not used, connect the pin to VCC2 or GND. The SYNC pin can be configured as clock synchronization output signal. The clock phase can be selected to 0° and 180° to directly operate two devices in a parallel (dual phase) operation.		
DTRK	4	1	Digital PWM input pin for the dynamic output voltage tracking. <i>Do not leave this pin floating</i> . If this function is not used, connect the pin to VCC or GND.		
SDA/CFG3	5	I/O	I <sup>2</sup> C interface serial data line. Connect an external a pull-up resistor If I2C is disabled, this pin is a further configuration pin. Connect a resistor between the CFG3-pin and AGND to select the device operation according セクション 7.3.22		
SCL/CFG4	6	1	I <sup>2</sup> C interface serial clock line. Connect an external a pull-up resistor If I2C is disabled, this pin is a further configuration pin. Connect a resistor between the CFG4-pin and AGND to select the device operation according セクション 7.3.22		
MODE	7	1	Digital input to select device operation mode. If the pin is pulled low, power save mode (PSM) is enabled. If the pin is pulled high, the forced PWM or CCM operation is enabled. The configuration can be changed dynamically during operation. <i>Do not leave this pin floating</i> .		
CFG2	8	I/O	Device configuration pin. Connect a resistor between the CFG2 pin and GND to select the device operation according the セクション 7.3.22		
ADDR/ SLOPE(CFG1)	9	1	Slope Compensation and Address selection. This pin also disables the I2C interface to use the SCL, SCA as additional slope configuration pins. Connect a resistor between the CFG1 pin and AGND to select the device operation according セクション 7.3.22		
CDC	10		Cable drop compensation or current monitor output pin. Connect a resistor between the CDC pin and AGND to select the gain for the cable drop compensation. Per default this pin provides a current monitoring signal of the sensed voltage between the ISNSP and ISNSN pins In case the current monitor is disabled connect CDC to ground		
nFLT/nINT	11	0	Open-drain output pin for fault indication or power good. This pin can be configured as interrupt pin. In case of a STATUS register change the pin toggles low for 256µs.		
RT	12	I/O	Switching frequency programming pin. An external resistor is connected to the RT pin and AGND to set the switching frequency		
COMP	13	0	Output of the error amplifier. An external RC network needs to be connected between COMP and AGND to stabilize/compensate the regulator voltage loop.		
FB/SEL_intFB	14	I	Feedback pin for output voltage regulation. Connect a resistor divider network from the output of the converter to the FB pin. Connect the FB pin to VCC2 to operate at a fixed output voltage default setting of the device. To select the internal feedback connect the pin to VCC2 before the device start-up		
VIN-FB	15		VIN sense pin. Connect to a VIN divider with the same gain as the VOUT divider for using PCM with external divider. If the internal Vout divider or if PCM is not used, connect to AGND. Do not leave floating.		

Copyright © 2024 Texas Instruments Incorporated



## 表 4-1. Pin Functions (続き)

PII	N	VO(1)	DESCRIPTION		
NAME	NO.		BESCHIFTION		
ILIMCOMP/ISET	16		Compensation pin for average current limit loop. Connect an capacitor or a type 2 R-C network if the current limit is set by the internal DAC. If the internal DAC is disabled the pin sets the current limit threshold for the average current limit. Connect a resistor to AGND. A parallel filter of capacitor is recommended depending on the application requirements Connect a resistor to AGND if the current limit is set by ISET. Connect the ISET pin to VCC2 to disable the block and reduce the quiescent current		
AGND	17	G	Analog Ground		
VOUT	18	I	Output voltage sense input. Connect to the power stage output rail.		
ISNSN	19	1	Negative sense input of the output or input average current sense amplifier. An optional current sense resistor connected between ISNSN and ISNSP can be located either on the input side or on the output side of the power stage. In case the optional current sensor is disabled connect ISNSN and ISNSP together to AGND		
ISNSP	20	1	Positive sense input of the output or input current sense amplifier. An optional current sense resistor connected between ISNSN and ISNSP can be placed either on the input side or on the output side of the power stage. In case the optional current sensor is disabled connect ISNSP to ground		
CSB	21	I	Inductor peak current sense negative input. Connect CSB to the negative side of the external current sense resistor using a Kelvin connection.		
CSA	22	1	Inductor peak current sense positive input. Connect CSA to the positive side of the external current sense resistor using a Kelvin connection.		
SW1	23	Р	Inductor switch node for the buck half-bridge		
HO1	24	0	High-side gate driver output for the buck half-bridge		
HB1	25	P	Bootstrap supply pin for buck half-bridge. An external capacitor is required between the HB1 pin and the SW1 pin, to provide bias to the high-side MOSFET gate driver. Place the external capacitor close to the pin without any resistance between the pin and capacitor for good decoupling		
NC	26	0	Not Connected		
LO1	27	0	Low-side gate driver output for the buck half-bridge		
PGND	28	G	Power Ground		
VCC2	29	0	Internal linear bias regulator output. Connect a ceramic decoupling capacitor from VCC to PGND. This rail supplies the internal logic and the gate driver. Place the external capacitor close to the pin without any resistance between the pin and capacitor for good decoupling.		
LO2	30	0	Low-side gate driver output for the boost half-bridge		
HB2	31	Ρ	Bootstrap supply pin for boost half-bridge. An external capacitor is required between the HB2 pin and the SW2 pin, to provide bias to the high-side MOSFET gate driver Place the external capacitor close to the pin without any resistance between the pin and capacitor for good decoupling		
HO2	32	0	High-side gate driver output for the boost half-bridge		
SW2	33	Р	Inductor switch node for the buck half-bridge		
NC	34	0	Not Connected		
DRV1	35		External FET drive pin. This pin features a high-voltage push pull stage, a open drain output or a charge pump driver stage according to the selected configuration. In case the optional DRV pin is not used you can leave DRV open.		
VIN	36	I	The input supply and sense input of the device. Connect VIN to the supply voltage of the power stage.		



## 表 4-1. Pin Functions (続き)

PIN		I/O <sup>(1)</sup>	DESCRIPTION		
NAME	NO.		DESCRIPTION		
EN/UVLO	37	1	Enable pin. Digital input pin to enable the converter switching. The input features a precise analog comparator and a hysteresis to monitor the input voltage. Connect a resistor divider from the input voltage to maintain the under voltage lookout(UVLO) feature.		
nRST	38	I	Digital input pin to enable the device internal logic, interface operation and the VCC1 regulator if selected.		
NC	39	0	Not Connected		
BIAS	40		Optional input to the VCC2 bias regulator. Powering VCC2 from an external supply instead of VIN can reduce power loss at high $V_{\rm IN}.$		
GND	PAD	G	Thermal pad		

1. I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



## **5** Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise specified)<sup>(1)</sup>

		MIN	MAX	UNIT
	BIAS to AGND	-0.3	59	
	VIN, ISNSP, ISNSN to AGND	-0.3	59	
		_0.3	59 <sup>(4)</sup>	
BIAS to AGNDVIN, ISNSP, ISNSN to AGNVIN, ISNSP, ISNSN to AGNEN/UVLO, nRSTSS/ATRK, DTRK, RT, SYNCCFG2, to AGNDFB, VIN-FB to AGNDCSA, CSB to SW1SW1, SW2 to AGND(CC)SW1, SW2 to AGND( $\leq$ 100SW1, SW2 to AGNDVCC1, VCC2 to AGNDVOUT, DRV1 to AGNDNFLT to AGNDCOMP, ILIMCOMP/ISET, CILO1, LO2, to PGNDHB1 to SW1, HB2 to SW2HO1 to SW1HO2 to SW2		_0.3 _	V <sub>(VIN)</sub> + 5 <sup>(4)</sup>	
	SS/ATRK, DTRK, RT, SYNC, MODE, SDA, SCL, ADDR/SLOPE, CFG2, to AGND	-0.3	5.8	
	FB, VIN-FB to AGND	-0.3	5.8	
	CSA, CSB to SW1	-0.3	0.3	V
	SW1, SW2 to AGND(DC)	-0.5	59	
	SW1, SW2 to AGND ( ≤ 100ns duration)	-2	59	
	SW1, SW2 to AGND(≤ 10ns duration)	-3	59	
	SW1, SW2 to AGND(≤ 5ns duration)	-4	59	
	HB1 to SW1, CSA, CSB	-0.3	5.8	
	PGND to AGND	-0.3	0.3	
$\begin{tabular}{ c c c c c } \hline $VIN, ISNSP, ISNSN to AGND$ \\ \hline $VIN, ISNSP, ISNSN to AGND$ \\ \hline $EN/UVLO, nRST$ \\ \hline $SS/ATRK, DTRK, RT, SYNC, MODE, SDA, SCL, ADDR/SLO CFG2, to AGND$ \\ \hline $FB, VIN-FB to AGND$ \\ \hline $FB, VIN-FB to AGND$ \\ \hline $CSA, CSB to SW1$ \\ \hline $SW1, SW2 to AGND(CD)$ \\ \hline $SW1, SW2 to AGND(CD)$ \\ \hline $SW1, SW2 to AGND(< 10ns duration)$ \\ \hline $SW1, SW2 to AGND(< 5ns duration)$ \\ \hline $HB1 to SW1, CSA, CSB$ \\ \hline $PGND to AGND$ \\ \hline $VCC1, VCC2 to AGND$ \\ \hline $VOUT, DRV1 to AGND$ \\ \hline $VOUT, DRV1 to AGND$ \\ \hline $nFLT to AGND$ \\ \hline $COMP, ILIMCOMP/ISET, CDC to AGND(2)$ \\ \hline $LO1, LO2, to PGND$ \\ \hline $HB1 to SW1, HB2 to SW2$ \\ \hline $HO1 to SW1$ \\ \hline $HO2 to SW2$ \\ \hline $HO1, HO2, HB1, HB2 to AGND$ \\ \hline $Storage temperature, T_{STG}$ \\ \hline $Operating junction temperature, T_{J}$ (3) } \\ \hline \end{tabular}$	VCC1, VCC2 to AGND	-0.3	5.5	
	VOUT, DRV1 to AGND	-0.3	59	
	nFLT to AGND	-0.3	5.8	
	COMP, ILIMCOMP/ISET, CDC to AGND <sup>(2)</sup>	-0.3	5.8	
	LO1, LO2, to PGND	-0.3	V <sub>(VCC2)</sub> +0.3	V
Output		-0.3	5.5 <sup>(5)</sup>	v
		-0.3	6	
	HO1 to SW1	-0.3	V <sub>(HB1)</sub> +0.3	
	HO2 to SW2	-0.3	V <sub>(HB2)</sub> +0.3	
	HO1, HO2, HB1, HB2 to AGND	-0.3	65	
Storage temper	ature, T <sub>STG</sub>	-55	150	°C
Operating junct	ion temperature, T <sub>J</sub> <sup>(3)</sup>	-40	150	C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This pin has an internal max voltage clamp which can handle up to 1.6mA.

(3) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

(4) Both of the stated conditios need to be observed

(5) Operating lifetime is de-rated for voltage bigger than the specified maximum

## 5.2 Handling Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per	Corner pins	±750	V
		AEC Q100-011	Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



## **5.3 Recommended Operating Conditions**

Over the recommended operating junction temperature range (unless otherwise specified)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
V <sub>(VIN)</sub>	Input Voltage Sense	0	48	55	V
V <sub>(BIAS)</sub>	Bias Input Voltage Supply	0		55	V
	Input/Bias start-up voltage	3.5			V
	Minumum voltage for PCM operatoin	6			V
V <sub>(VOUT)</sub>	Output Voltage Sense	1		55	V
V <sub>(DRV1)</sub>	High voltage drive pin output	0		55	V
	ISNSP;ISNSN	2.8		55	V
R(SNS)	current limit sense resistor		10		mΩ
	current limit sense resistor tolerance	_1		1	%
C <sub>(VCC1)</sub>	VCC1 regulator output capacitance	2			μF
C <sub>(VCC2)</sub>	VCC2 regulator output capacitance	6			μF
V <sub>FB</sub>	FB Input	0		V <sub>(VCC2)</sub>	V
V <sub>IL</sub>	Logic pin low-level (MODE, DTRK, SYNC, SDA, SCL)			0.4	V
V <sub>IH</sub>	Logic pin high-level (MODE, DTRK, SYNC, SDA, SCL)	1.3			V
F <sub>SW</sub>	Typical Switching Frequency	100		2200	kHz
F <sub>SYNC</sub>	Synchronization switching Frequency range	100		2200	kHz
TJ	Operating Junction Temperature <sup>(2)</sup>	-40		125	°C

(1) Operating Ratings are conditions under the device is intended to be functional. For specifications and test conditions, see ElectricalCharacteristics.

(2) High junction temperatures degrade operating lifetimes.

#### **5.4 Thermal Information**

		LM51772		
	THERMAL METRIC <sup>(1)</sup>	QFN	UNIT	
		40 PINS		
R <sub>qJA</sub>	Junction-to-ambient thermal resistance	33.9	°C/W	
R <sub>qJC(top)</sub>	Junction-to-case (top) thermal resistance	26.6	°C/W	
R <sub>qJB</sub>	Junction-to-board thermal resistance	15.4	°C/W	
Y <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W	
Y <sub>JB</sub>	Junction-to-board characterization parameter	15.4	°C/W	
R <sub>qJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.4	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **5.5 Electrical Characteristics**

Typical values correspond to  $T_J$ =25°C. Minimum and maximum limits apply over  $T_J$ =-40°C to 125°C. Unless otherwise stated,  $V_{(BIAS)}$  =12 V

	PARAMETER			MIN	TYP	MAX	UNIT
SUPPLY CU	RRENT						
		$V_{(VIN)} = 48 V, V_{(BIAS)} = 0$	T <sub>J</sub> = 25°C		3.6	4.7	μA
		$V V_{(EN)} = 0 V$	T <sub>J</sub> = -40°C to 125°C		3.6	7.5	μA
	Shutdown ownent into DIAS		T <sub>J</sub> = 25°C		2.8	4.7	μA
	Shutdown current into BIAS	$v_{(VIN)} = 0 v, v_{(EN)} = 0 v$	T <sub>J</sub> = -40°C to 125°C		2.8	6	μA
	Stand by surrant into V/N	$V_{(VIN)} = 12 V, V_{(BIAS)} = 0$	T <sub>J</sub> = 25°C		55	75	μA
	Stand-by current into VIN	V; $V_{(nRST)} = High$	T <sub>J</sub> = -40°C to 125°C		55	100	μA
		V <sub>(EN)</sub> = 3.3 V, V <sub>(FB)</sub> > 1 V,	T <sub>J</sub> = 25°C		65	75	μA
	Quiescent current into BIAS	uSleep enabled, ILIMCOMP = $V_{(VCC2)}$ , EN_VCC1 = 0b0	T <sub>J</sub> = -40°C to 125°C		65	100	μA
VCC1 REGU	ILATOR						
	VCC1 regulation	V <sub>I</sub> = 12.0 V ,I <sub>(VCC1)</sub> = 1 mA		4.95	5	5.05	V
		24 mA	V <sub>I</sub> = 5 V		0.6	1.4	V
	veer drop-our voltage	I(VCC1) - 34 IIIA	V <sub>I</sub> = 4.5 V		0.6	1.5	V
	VCC1 sourcing current limit	VCC1=GND	V <sub>I</sub> = 12V	34		70	mA
VCC2 REGU	ILATOR						
	VCC2 regulation	V <sub>BIAS</sub> =12.0 V ,I <sub>(VCC2)</sub> = 20	mA	4.85	5	5.1	V
	VCC2 drap out valtage	L = 45 m A	V <sub>I</sub> = 4 V		130	300	mV
	veez drop-out voltage	I(VCC2) - 45 IIIA	V <sub>I</sub> = 3.5 V		190	400	mV
	VCC2 sourcing current limit	V <sub>(VCC2)</sub> ≥ 3 V	V <sub>I</sub> = 6V, V <sub>BIAS</sub> = 12V	200	260	450	mA
V <sub>T+(VCC2)</sub>	Positive going threshold	V <sub>(VCC2)</sub> rising		3.3	3.35	3.4	V
V <sub>T-(VCC2)</sub>	Negative going threshold	V <sub>(VCC2)</sub> falling		3	3.05	3.1	V
V <sub>T+</sub>	Positive going threshold for Forced			4.5	4.6	4.7	v
(Force,BIAS)	V <sub>(BIAS)</sub>	FORCE_BIASPIN = 0b1					
V <sub>hyst(Force,BI</sub> AS)	LDO switch-over hystereses for Forced V(BIAS)			230	275		mV
V <sub>T+</sub> (VCC2,SUP)	Positive going treshold for LDO switch- over	FORCE BIASPIN = 060		6.7	6.8	6.9	V
V <sub>hyst(VCC2,S</sub> UP)	LDO switch-over hysteresis			350	400		mV
	VCC2 UVLO rising detection delay time	$V_{(VCC2)}$ rising			100		μs
nRST							
V <sub>T+(nRST)</sub>	Enable positive-going threshold	nRST rising				1.4	V
V <sub>T-(nRST)</sub>	Enable negative-going threshold	nRST falling		0.35			V
Vhyst(nRST )	Enable threshold hysteresis				300		mV
EN/UVLO	1	I					
	VDET positive-going threshold	V <sub>(VIN)</sub> rising, VDET RISE	= 0x3	3.3	3.4	3.5	V
	VDET negative-going threshold	V <sub>(VIN)</sub> falling, VDET_FALL	= 0x0	2.6	2.7	2.799	V
V <sub>T+(UVLO)</sub>	UVLO positive-going threshold	V <sub>(EN/UVLO)</sub> rising		1.23	1.25	1.27	V
V <sub>T-(UVLO)</sub>	UVLO negative-going threshold	V <sub>(EN/UVLO)</sub> falling		1.18	1.2	1.22	V
V <sub>hyst(LIVI O)</sub>	UVLO threshold hysteresis	(=		38	50	62	mV
IUVLO	UVLO hystereses sinking current	V <sub>(EN/UVLO)</sub> < 1.26 V		4	5	6	μA
t <sub>d(UVLO)</sub>	UVLO detection delay time	V <sub>(EN/UVLO)</sub> falling;		25.5	30	38.5	μs
·····	· ·	· · · · · / -					-

Copyright © 2024 Texas Instruments Incorporated

資料に関



Typical values correspond to  $T_J$ =25°C. Minimum and maximum limits apply over  $T_J$ =-40°C to 125°C. Unless otherwise stated,  $V_{(BIAS)}$  =12 V

	PARAMETER				MIN	TYP	MAX	UNIT
V <sub>T+(POR)</sub>	POR positive-going threshold	POR positive- going threshold	VIN rising or BIAS rising			1.75		v
V <sub>T-(POR)</sub>	POR negative-going threshold	POR negative- going threshold	VIN falling or BIAS falling			1.7		V
SYNC		1						
V <sub>T+(SYNC)</sub>	Sync input positive going	threshold					1.19	V
V <sub>T-(SYNC)</sub>	Sync input negative going	threshold			0.41			V
	Sync activity detection fre	quency			99			kHz
t <sub>d(Det,Sync)</sub>	Sync activity detection fre threshold	quency	refered to $f_{(\mbox{SYNC})}$				3	cycle s
	Sync PLL lock time		refered to $f_{(\ensuremath{SYNC})}$	until $f_{(SYNC)}$ - 5% < $f_{(sw)}$ < $f_{(SYNC)}$ + 5%		10		cycle s
	SYNC high level output vo	oltage drop	EN_SYNC_OUT = 0b1	Referenced to V <sub>(VCC2)</sub>			0.4	V
	SYNC low level output vol	tage	$I_{(SYNC)} = 2 \text{ mA}, V_{(VCC2)} \ge 3.5 \text{ V},$				0.3	V
			EN SYNC OUT = 0b1	sink	-42	-31	-22	mA
SYNC	SYNC output drive streng	th	$V_{(VCC2)} = 5V$	source	22	34	42	mA
SOFT-STAR	RT							
I <sub>(SS)</sub>	Soft-start current				9	10	11	uA
	SS pull-down switch R <sub>DS(d</sub>	on)	V <sub>(SS)</sub> = 1 V			21	40	Ω
t <sub>d(DISCH;SS)</sub>	SS Pin discharge time		Time from internal SS discharge until the soft- start current can charge the pin again		500			μs
t <sub>d(EN_SS)</sub>	SS Pin ramp start delay ti	me	Internal delay until soft- start current starts		2.5		4	μs
V <sub>(SS,clamp)</sub>	Clamp Voltage for SS pin					4.1		V
VOUT TRA	CKING							
V <sub>T+(DTRK)</sub>	DTRK positive-going three	shold	$V_{(DTRK)}$ rising				1.19	V
V <sub>T-(DTRK)</sub>	DTRK negative-going three	shold	V <sub>(DTRK)</sub> falling		0.41			V
	DTRK activity dectection frequency	DTRK activity detection frequency			148			kHz
t <sub>d(DTRK)</sub>	DTRK detection delay tim	e					3	cycle s
fc(LPF)	Corner frequency of internal low pass					40		kHz
	V <sub>(REF)</sub> voltage offset error	V <sub>(REF)</sub> voltag e offset error	f <sub>(DTRK)</sub> = 500kHz, duty = 50%, V <sub>(REF)</sub> = 1V				±10	mV
PULSE WID	TH MODULATION	·	·	·				
			R <sub>RT</sub> = 14.20kΩ,		2000	2200	2400	kHz
	Switching frequency		R <sub>RT</sub> = 15.63kΩ,		1845	2000	2255	kHz
			R <sub>RT</sub> = 316kΩ,		90	100	110	kHz



Typical values correspond to  $T_J$ =25°C. Minimum and maximum limits apply over  $T_J$ =-40°C to 125°C. Unless otherwise stated,  $V_{(BIAS)}$  =12 V

	PARAMETER				MIN	TYP	MAX	UNIT
	Minimum controllable on t	ina a		Boost Mode		64		ns
	ff	fPWM, R <sub>RT</sub> = 14 kΩ,	Buck Mode		107		ns	
		positive inductor current	Boost Mode		96		ns	
		Ime		Buck Mode		97		ns
	RT regulation voltage					0.75		V
MODE SELE	ECTION		I	1				
V <sub>T+(MODE)</sub>	Mode input positive going	threshold					1.19	V
V <sub>T-(MODE)</sub>	Mode input negative going	g threshold			0.41			V
CURRENT S	SENSE							
	Positive peak current limit threshold				45	50	55	mV
	Negative peak current limit threshold				-56	-50	-44	mV
AVERAGE C	CURRENT LIMIT							
	Current sense amplifier transconductance		I2C interface disabled or SEL_ISET_PIN = 0b1; $V_{(ISNSP)} > 3.3V$ ; EN_NEG_CL_LIMIT = 0	$25 \text{ mV} \le \Delta V_{(ISNS)} \le 50 \text{ mV}$	0.9	1	1.1	mS
	Offect voltage		V <sub>ISNS</sub> > 4.8V	T <sub>J</sub> = 25°C	-1.5	0	1.5	mV
			V <sub>ISNS</sub> > 4.8V	T <sub>J</sub> =-40°C to 125°C	-2.5	0	2.5	mV
			I2C interface disabled or	5 mV	2	5	8	μA
	Current sense amplifier output current	utput current	SEL_ISET_PIN = 0b1; $V_{(10,107)} \ge 3.3V^{1}$	25 mV	21.5	25	28.5	μA
			$EN_NEG_CL_LIMIT = 0$	50 mV	45	50	55	μA
gm <sub>(ILIMCOMP</sub> )	Current sense amplifier transconductance		I2C interface enabled and SEL_ISET_PIN = 0b0 $V_{ISNS} > 4.8V;$ N_NEG_CL_LIMIT = 0	ΔV <sub>(ISNS)</sub> = 30mV and 50mV	450	500	550	μS
	Current limit		R <sub>(ISNS)</sub> = 10mΩ±1%; ILIM_THRESHOLD = 0x64		4.75	5	5.25	A
	Current limit threshold vol	tage	ILIM_THRESHOLD = 0x14		8.6	10	11.4	mV
ΔV <sub>(ISNSx)</sub>	Current limit threshold voltage		ILIM_THRESHOLD = 0x3C	EN_NEG_CL_LIMIT = 0 <sub>J</sub> =-10°C to 70°C: ISNSP/N > 5 V:	28.8	30	31.2	mV
	Current limit threshold vol	tage	ILIM_THRESHOLD = 0x64		48	50	52	mV
$\Delta V_{(ISNSx)}$	Current limit threshold voltage	Current limit threshold voltage	ILIM_THRESHOLD = 0xFF	EN_NEG_CL_LIMIT = $0_J$ =-10°C to 70°C; ISNSP/N ≥ 5 V;	67.2	70	72.8	mV
	Typical current limit thresh programming range	old voltage			5		70	mV
	Current limit threshold vol	tage step	from 5mV to 68.5 mV			0.5		mV
	Minimum voltage to disab	le ILIM	Referred to VCC2		75			%
V <sub>(SET)</sub>	ISET regulation threshold	voltage			0.95	1	1.05	V
ERROR AM	PLIFIER							
V <sub>REF</sub>	FB reference Voltage				0.97	1	1.03	V
	FB pin leakage current		V <sub>(FB)</sub> = 1 V			2	60	nA



# Typical values correspond to T<sub>J</sub>=25°C. Minimum and maximum limits apply over T<sub>J</sub>=-40°C to 125°C. Unless otherwise stated, $V_{(BIAS)}$ =12 V

	PARAMETER				MIN	TYP	MAX	UNIT
				Vo,nom = 5V	4.75	5	5.25	V
	Output voltage accuracy		V <sub>(FB)</sub> = VCC2; SEL_DIV20=0b1	Vo,nom = 20V	19.6	20	20.4	V
				Vo,nom = 48V	47.04	48	48.96	V
	Transconductance				510	600	690	μS
	COMP sourcing current					95		uA
	COMP sinking current					120		uA
	COMP clamp voltage		V <sub>(FB)</sub> = 990 mV		1.2	1.25	1.3	V
	COMP clamp voltage		V <sub>(FB)</sub> = 1.01 V		0.225	0.25	0.275	V
V <sub>T+(SEL,iFB)</sub>	Minimum voltage to select operation	t internal FB	$V_{(FB)}$ rising		2.6			V
t <sub>d(uSleep)</sub>	delay time to wake-up from uSleep					7		μs
OVP			•					
VT+(OVP)	Over-voltage rising thresh	old	FB rising reference to V	REF	107	110	113	%
VT-(OVP)	Over-voltage falling thresh	nold	FB falling reference to V	REF	101	105	109	%
VT+(OVP2)	Over-voltage rising thresh	old	V( <sub>VOUT)</sub> rising	V_OVP2 = 0b111111	53.5	55	56.5	V
	Over-voltage de-glitch tim	е			9	10	12.5	μs
nFLT								
	nFLT pull-down switch R <sub>D</sub>	SON	1mA sinking			85	140	Ω
	Under-voltage positive going threshold		FB rising (referece to V <sub>F</sub>	REF)	92	95	97	%
	Under-voltage negative going threshold		FB falling (referece to V <sub>REF</sub> )		87	90	93	%
	nFLT off-state leakage		-V <sub>(nFLT)</sub> =12V				100	nA
t <sub>d(nFLT-PIN)</sub>	Deglitch filter					20	37	us
MOSFET DE	RIVER							
t <sub>r</sub>	Rise time	101102	C <sub>G</sub> = 3.3nF			10		ns
t <sub>r</sub>	Fall time		C <sub>G</sub> = 3.3nF			8		ns
t <sub>f</sub>	Rise time		C <sub>G</sub> = 3.3nF			15		ns
t <sub>f</sub>	Fall time	- HOT, HOZ	C <sub>G</sub> = 3.3nF			15		ns
tt	Transition (Dead) time		C <sub>G</sub> = 3.3nF	$\label{eq:R_RT} \begin{array}{ c c c c c c c c c c c c c c c c c c c$		42		ns
tt	Transition (Dead) time		C <sub>G</sub> = 3.3nF	$\label{eq:RRT} \begin{array}{l} R_{(RT)} = & 14.2 \ k\Omega \ (2.2 \ MHz), \\ SEL\_MIN\_DEADTIME\_ \\ GDRV = & 0b01, \\ SEL\_SCALE\_DT = & 0b1, \\ EN\_CONST\_TDEAD = \\ & 0b0 \end{array}$		19.5		ns



# Typical values correspond to $T_J$ =25°C. Minimum and maximum limits apply over $T_J$ =-40°C to 125°C. Unless otherwise stated, $V_{(BIAS)}$ =12 V

	PARAMETER				MIN	TYP	MAX	UNIT
	Gate driver high side on- resistance	LO1, LO2				1.8		Ω
	Gate driver high side on- resistance	HO1, HO2	-500 mA			1.5		Ω
	Gate driver low side on- resistance	LO1, LO2	(test) = 500 mA			0.9		Ω
	Gate driver low side on- resistance	HO1, HO2				0.8		Ω
V <sub>TH-</sub> (boot_uv)	Negative going boot-strap threshold	UVLO	V(HBx) - V(SWx) falling		2.5	2.7	3.1	V
V <sub>TH-</sub> (boot_uv)	Boot-strap UVLO hysteresis					300		mV
V <sub>TH+</sub> (BST_OV)	Positive going boot-strap of threshold	over-voltage	V(HBx) - V(SWx) rising, I_HBx=10mA		5.1	5.5	5.9	V
V <sub>TH</sub> (gateout)	Gate driver output switching detection	LO1,LO2	referenced to VCC			37		%
V <sub>TH</sub> (gateout)	Gate driver output switching detection	HO2, HO2	referenced to V(HBx) - V(SWx)			37		%
THERMAL S	SHUTDOWN		·					
T <sub>T+J</sub>	Thermal shutdown threshold	Thermal shutdown threshold	T <sub>J</sub> rising			164		°C
	Thermal shutdown hysteresis	Thermal shutdown hysteresis				15		°C
THERMAL V	WARNING							
	Thermal warning thresho	old	$T_J$ rising	THW_THRESHOLD=0b0 0		140		°C
	Thermal warning typ. prog range	Iramming			95		140	°C
	Thermal warning accuracy	/				±10		°C
R2D INTER	FACE							
	Internal reference resistor				31.77	33	34.23	kΩ



Typical values correspond to T<sub>J</sub>=25°C. Minimum and maximum limits apply over T<sub>J</sub>=-40°C to 125°C. Unless otherwise stated,  $V_{(BIAS)}$  =12 V

PARAMETER				MIN	TYP	MAX	UNIT	
		R2D setting #0				0	0.1	kΩ
		R2D setting #1			0.4956 7	0.511	0.5263 3	kΩ
		R2D setting #2			1.1155	1.15	1.1845	kΩ
		R2D setting #3			1.8139	1.87	1.9261	kΩ
		R2D setting #4			2.6578	2.74	2.8222	kΩ
		R2D setting #5			3.7151	3.83	3.9449	kΩ
		R2D setting #6			4.9567	5.11	5.2633	kΩ
	External selection	R2D setting #7			6.2953	6.49	6.6847	kΩ
R <sub>CFG</sub>	resistor resistance	R2D setting #8			8.0025	8.25	8.4975	kΩ
		R2D setting #9			10.185	10.5	10.815	kΩ
		R2D setting #10			12.901	13.3	13.699	kΩ
		R2D setting #11			15.714	16.2	16.686	kΩ
		R2D setting #12			19.885	20.5	21.115	kΩ
		R2D setting #13			24.153	24.9	25.647	kΩ
		R2D setting #14			29.197	30.1	31.003	kΩ
		R2D setting #15			35.405	36.5	37.595	kΩ
Protection/	Monitoring							
	SCP Hiccup mode on time	Э			0.85	1	1.15	ms
	SCP Hiccup mode off time	e			20.4	24	27.6	ms
CABLE DRO	DP COMPENSATION							
	VOUT increase for cable	drop	$R_{(EB top)} = 100 kO^{\circ}$	V <sub>(CDC)</sub> = 0.2 V	0.08	0.1	0.12	V
	compensation with extern	al feedback	CDC_GAIN=0b01	$V_{(CDC)} = 1 V$	0.45	0.5	0.55	V
	VOLIT increase for cable (	dron		$V_{(CDC)} = 0.2 V$	0.075	0.1	0.125	V
	compensation with interna	al feedback	CDC_GAIN=0b01	$V_{(CDC)} = 1 V$	0.45	0.5	0.55	V
gm <sub>(CDC)</sub>	CDC current sense amplif transconductance	ïer	$\Delta V_{(IMON)} = 50 \text{ mV}$ and 30 mV	V <sub>(ISNSP)</sub> > 3.3V; EN_NEG_CL_LIMIT = 0	450	500	550	uS
	CDC current sense amplif bandwidth	ïer				1		MHz
			ΔV <sub>(IMON) =</sub> 50 mV; EN_NEG_CL_LIMIT = 0		23.3	25.0	26.8	μA
	Output current CDC		ΔV <sub>(IMON) =</sub> 25mV; EN_NEG_CL_LIMIT = 0		10.6	12.5	14.4	μA
			ΔV <sub>(IMON) =</sub> 5 mV; EN_NEG_CL_LIMIT = 0		0.8	2.5	4.2	μA
DRIVE PIN								

Copyright © 2024 Texas Instruments Incorporated



Typical values correspond to  $T_J$ =25°C. Minimum and maximum limits apply over  $T_J$ =-40°C to 125°C. Unless otherwise stated,  $V_{(BIAS)}$  =12 V

	PARAMETER			MIN	TYP	MAX	UNIT
	Pull down resistance	SEL_DRV_SUP = 0b00, 0b01, 0b10		470		1400	Ω
	Pull up resistance	SEL_DRV_SUP = 0b01 or SEL_DRV_SUP = 0b10,		530		1500	Ω
	Maximum output current	SEL_DRV_SUP = 0b00, 0b01, 0b10	sink	3	9	16	mA
	Maximum output current	SEL_DRV_SUP = 0b01 or SEL_DRV_SUP = 0b10,	source	5	9	14	mA
	Pull down resistance			330		900	Ω
	Pull up resistance			450		1200	Ω
	Maximum output current	SEL_DRV_SUP = 0011	sink	5	9	14	mA
	Maximum output current		source	5	8	13	mA
	Charge pump switching frequency	SEL_DRV_SUP = 0b11			100		kHz
OUTPUT DI	SCHARGE		1				
		VO_DISCH = 0b00		17.5	25	32.5	mA
	Output discharge current	VO_DISCH = 0b01		35	50	65	mA
		VO_DISCH = 0b10		52.5	75	97.5	mA
V <sub>TH-(DISCH)</sub>	Discharge done threshold			0.4	0.5	0.6	V
SPREAD SP	ECTRUM		1				
	Switching frequency modulation range upper limit				7.8		%
	Switching frequency modulation range lower limit				-7.8		%

### **5.6 Timing Requirements**

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted)

			MIN	NOM MAX	UNI T
OVERALI	L DEVICE FEATURES				
	Minimum time low EN toggle	time measured from EN toggle from H to L and from L to H	TBD		μs
I <sup>2</sup> C INTEF	RFACE			÷	
		Standard mode	0	100	
f <sub>SCL</sub>	SCL clock frequency	Fast mode	0	400	kHz
		Fast mode plus <sup>(1)</sup>	0	1000	
		Standard mode	4.7	÷	
t <sub>LOW</sub> LOW period of the SCL clock	Fast mode	1.3		μs	
	Fast mode plus <sup>(1)</sup>	0.5			
		Standard mode	4.0		
t <sub>HIGH</sub>	HIGH period of the SCL clock	Fast mode	0.6	÷	μs
		Fast mode plus <sup>(1)</sup>	0.26	÷	
		Standard mode	4.7	÷	
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	Fast mode	1.3		μs
		Fast mode plus <sup>(1)</sup>	0.5		
		Standard mode	4.7		
t <sub>SU:STA</sub>	Set-up time for a repeated START condition	Fast mode	0.6		μs
	condition	Fast mode plus <sup>(1)</sup>	0.26		



#### Over operating junction temperature range and recommended supply voltage range (unless otherwise noted)

			MIN	NOM MAX	UNI
		Standard mode	4.0		
t <sub>HD:STA</sub>	Hold time (repeated) START	Fast mode	0.6		μs
		Fast mode plus <sup>(1)</sup>	0.26		]
		Standard mode	0		
t <sub>HD:DAT</sub>	Data hold time	Fast mode	0		μs
		Fast mode plus <sup>(1)</sup>	0		1
		Standard mode		1000	
t <sub>r</sub>	Rise time of both SDA and SCL signals	Fast mode	20	300	ns
	o.g. a.o	Fast mode plus <sup>(1)</sup>		20	-
t <sub>f</sub> Fall time of both SDA and SCL		Standard mode		300	
	Fall time of both SDA and SCL signals	Fast mode	20×V <sub>DD</sub> / 5.5	300	ns
		Fast mode plus <sup>(1)</sup>	20×V <sub>DD</sub> / 5.5	120	'
		Standard mode	4.0		
t <sub>su:STO</sub>	Set-up time for STOP condition	Fast mode	0.6		μs
		Fast mode plus <sup>(1)</sup>	0.26		1
		Standard mode		3.45	
t <sub>VD;DAT</sub>	Data valid time	Fast mode		0.9	μs
		Fast mode plus <sup>(1)</sup>		0.45	
		Standard mode		3.45	
t <sub>VD;ACK</sub>	Data valid acknowledge time	Fast mode		0.9	μs
		Fast mode plus <sup>(1)</sup>		0.45	1
0	Conseitive lead for each here line	Standard mode		400	
Capacitive load for each bus	Capacitive load for each bus line	Fast mode		400	- pr

(1) Fast mode plus is supported but not fully compliant with I<sup>2</sup>C standard



## **5.7 Typical Characteristics**

The following conditions apply (unless otherwise noted):  $T_J = 25^{\circ}C$ ;  $V_{(VCC2)} = 5V$ 



資料に関するフィードバック(ご意見やお問い合わせ)を送信 17























## **6** Parameter Measurement Information

#### Gate Driver Rise Time and Fall Time



図 6-1. Timing Diagram Gate Driver tr, tf

#### Gate Driver Dead (Transition) - Time



図 6-2. Timing Diagram Gate Driver tt

## 7 Detailed Description

#### 7.1 Overview

The LM51772 is a four switch Buck-Boost controller. It provides a regulated output voltage if the input voltage is higher, equal or lower as the adjusted output voltage. In power-save mode the device supports a high efficiency over the full range of the output load.

The LM51772 runs at a fixed switching frequency (in fPWM), which can be set via the RT and SYNC pin. The switching frequency remains constant during buck, boost and buck-boost operation. The device maintains small mode transition ripple over all operating modes.

The output voltage and device configurations can be dynamically programmed via the integrated I2C interface. The integrated and optional high side current sensor features an accurate and output current limitation. The average current limit of the LM51772 is also configurable through the I2C interface.



## 7.2 Functional Block Diagram







## 7.3 Feature Description

#### 7.3.1 Buck-Boost Control Scheme

The LM51772 buck-boost control algorithm ensure a seamless transition between the different operating modes, fixed frequency operation, and power stage protection features. The internal state machine controls the current flow using three active switching states:

State I: Transistors Q1 and Q3 are conducting. Q2 and Q4 are not conducting (boost mode magnetization state).

State II: Transistors Q1 and Q4 are conducting. Q2 and Q3 are not conducting (boost demagnetization or buck magnetization state).

State III: Transistors Q2 and Q4 are conducting. Q1 and Q3 are not conducting (buck demagnetization state).

Switch	State I	State II	State III
Q1	ON	ON	OFF
Q2	OFF	OFF	ON
Q3	ON	OFF	OFF
Q4	OFF	ON	ON



図 7-2. Buck-Boost Active Switching States

#### 7.3.1.1 Buck Mode

In buck mode operation, the converter starts a buck magnetization cycle (state II) with the internal clock signal. When the inductor reaches its peak current, the converter proceeds to the buck demagnetization (state III). With the next clock signal, the converter changes back to a buck magnetization cycle and starts a new switching cycle with sampling the peak current. As long as the duty cycle does not reach the minimum off-time, the current control remains in buck operating mode.



図 7-3. Inductor Current in Continuous Current Buck Operation



#### 7.3.1.2 Boost Mode

In boost mode operation, the converter starts a boost magnetization cycle (switching state I) with the internal clock signal. After it samples the inductor current, the device transitions to switching state II, which is the boost demagnetization state. The maximum duty cycle in boost mode is limited by the minimum boost on-time and the selected switching frequency.



図 7-4. Inductor Current in Continuous Current Boost Operation

#### 7.3.1.3 Buck-Boost Mode

As soon as the on time in boost mode operation is lower than the minimum on-time or the off-time in buck mode is lower than the minimum off-time, the control transits into the buck-boost operation. In the continuous current buck-boost mode, the control adds a boost magnetization (state I) switching cycle before the peak current is reached. Therefore, buck-boost operation mode always consists of all three switching cycles state I, state II, and state III. The peak current detection in this mode happens at the end of switching state I.



図 7-5. Inductor Current in Continuous Buck-Boost Operation



#### 7.3.2 Power Save Mode

With the MODE pin low, power save mode (PSM) is active. In this operating mode, the switching activity is reduced and efficiency is maximized. If the mode pin is high, power save mode is disabled. The converter then operates operates in continuous conduction mode (CCM) or forced PWM mode (fPWM).

In PFM boost, buck or in buck-boost mode, the converter is operating down to the minimum defined peak current. If this minimum current (PSM entry threshold) is reached the PWM changes the operation to single pulse. The single pulse operation consists all three states (I, II.III). The duty cycles in single pulse operation are timer based and adopt to the different VIN and VOUT sense voltages. To get a small output voltage ripple the converter modulation scheme uses one or multiply single pulses for the switching activity below the PSM entry threshold.

If the inductor current (load current) further decreases, the frequency of the single pulses are reduced to approximately one quarter of the selected switching frequency. With a further decrease of the inductor (load current) the output voltage increases, as the energy consumed by the load is less than what the converter generates during switching. If the  $V_0$  increase the voltage regulation loop detects the increase and turns the device into a pause or if enabled (e.g  $\gtrsim$  7-6) a TI proprietary sleep mode (uSleep).

In uSleep mode, both low sides are turned on to provide the high-side gate supply for HB1 and HB2 are charged. Other internal circuits are partially turned off to reduce the current consumption of the converter to a minimum possible. In case the output voltage reaches the nominal output voltage set point, the switching activity starts again after a short wake-up time.





The PSM - ACM (automated conduction mode) is a high output current power save mode for the 4 switch buckboost operation. In the buck-boost operation area with loads higher than the PSM entry threshold, switching pulses are skipped and the control enters ACM. Here the device regulation maintains in State II and conducts the input to the output of the power stage. When necessary, the control initiates switching activities with a minimum time of state I or state III to maintain the inductor current as required by the voltage regulation loop. Hence the output voltage is still fully regulated and the device maintains all protection features like the OCP.

#### 図 7-8. Timing Diagram for the Power Save Mode (uSleep Enabled)







2 7-9. Functional State Diagram for the PSM with default register settings



The LM51772 features an adaptive power save mode threshold (see Generic graph of PSM entry threshold and ripple current versus input voltage ). The internal algorithm derives  $I_{VT(PSM)}$  from:

- The applied input voltage sense on VIN pin
- The output voltage derived from the VOUT pin
- The selected or programmed slope compensation factor (m\_{sc}) via the ADDR/SLOPE pin ( $\gtrsim$  7-4) or SEL\_SLOPE\_COMP register in  $\gtrsim$  8-17
- The selected inductor de-rating factor on the CFG3-pin (表 7-6). The INC\_INDUCTOR\_DERATING increases the default setting by 1-LSB. Or the programmed SEL\_INDUCT\_DERATE register in 表 8-17.

The inductor de-rating should be selected based on the inductor manufacturer data sheet at the maximum current the power stage( $R_{CS}$ ) of the LM51772 is designed for.



Input Voltage



If the converter operates in Buck operation with on-times smaller than ≈300ns and light load conditions, it's recommended to turn-on the SYNC output instead of using the SYNC input function to provide low inductor current ripple.



#### 7.3.3 Programmable Conduction Mode PCM

The device also features a power save technique for high current applications. The main drawback of in most of the fixed frequency buck-boost operations are the power losses of the 4 active switches during the buck-boost mode. The Programmable Conduction Mode (PCM) is forcing the converter PWM logic to stop the switching operation in a programmable input voltage window. This function is available after the soft-start of the converter stage finishes. If the input voltage is inside the PCM window the output voltage approximately equals the input voltage as both high side FETs (Q1, Q4) are connecting the input to the output via the external power stage. Outside the programmed  $V_1$  window the selected thresholds are representing the nominal regulation targets of the converter.

The FETs supply are maintained by the integrated charge pump circuit of the device. During the PCM the current limit for the peak current protection is fully operational and the user benefits from a cycle-by-cycle current limit. The SCP hiccup protection can be used to overcome excessive thermal heating during a short like in the normal operation.

The integrated charge pump will operate down to the min. recommended PCM voltage. It is not recommended to program the PCM threshold below this value.

For low output currents and load profiles that have light load conditions the MODE pin can be used to further reduce the power consumption during the PCM is active. If the MODE pin is low the PCM deactivates the internal bias circuits to reduce the power consumption by monitoring the low inductor current.

The two voltage thresholds for this window are customer programmable via the I2C interface in register  $\frac{1}{5}$  8-19. A pre-selected thershold for the PCM can be enabled via the R2D pin (see:  $\frac{1}{5}$  7-5).



図 7-11. Output Voltage vs. Input Voltage

If you using the I2C interface of the device the upper threshold is set by the VOUT\_TARGET1 logical register. The lower threshold is given by the hysteresis referenced to the Vo target and the selected hysteresis value set by the PCM\_WINDOW\_LOW register field.

If the thresholds are set by the external feedback divider the upper threshold of the PSM voltage window given by the FB-PIN and is equal to the nominal output voltage if the PCM is disabled. The lower threshold is programmed by default setting of the PCM\_WINDOW\_LOW register field and can be enabled/disabled via the CFG-PIN (PCM\_EN). In case of using the ext. FB and R2D the VIN-FB-pin need to be connected to the input voltage using the same divider ration as the divider placed for Vo and connected to the FB-pin.

The OVP1 and power good thresholds of the protection features are fully functional if PCM is enabled and the input voltage outside the programmed window i.e. the convert regulates active to one of the two thresholds.



#### 7.3.4 Reference System



図 7-12. Functional Block Diagram Reference System

#### 7.3.4.1 VIO LDO and nRST-PIN

The VIO LDO supplies the IO pin buffers and comparators. Once the voltage on the VIN-pin or BIAS-pin is above the positive going POR threshold VT+(POR) and the nRST-PIN is higher than VT+(nRST) the internal bias is active and the device is in standby mode.

When the nRST - pin is below the standby threshold  $V_{T-(nRST)}$ , the device is held in a low power shutdown mode to maintain a minimum input quiescent current of the device supply rails.

#### 7.3.5 Supply Voltage Selection – VSMART Switch and Selection Logic

There are two pins to supply the LM51772 internal voltage regulators. Due to the internal supply voltage selection circuit, the device can reduce the power dissipation by ensuring a seamless operation at low input or output voltages as well as in transient operating conditions like an output short. The VSMART switch selects the pin with the lower voltage from the VIN or BIAS pin once the voltage on both is above the switch-over threshold ( $V_{T(VCC, SUP)}$ ). If one pin voltage is lower than the threshold, the other supply pin is selected. And if both pins are lower than the switch-over threshold, the higher voltage of VIN or BIAS is selected as supply. The following are common configurations for the supply pins:

- The VIN pin is connected to the supply voltage. The BIAS pin is connected to VOUT. During start-up, as long
  as the output voltage is not higher than the supply switch-over threshold, VIN supplies the internal regulators.
  Once V<sub>O</sub> is high enough, the supply current comes from the BIAS pin.
- The VIN is connected to the input supply voltage and the BIAS pin is connected to an auxiliary supply (for example, an existing 12V DC/DC converter). This configuration is commonly used at high voltage applications on the input and output voltages where the power dissipation over the integrated linear regulators must be further minimized.
- If the BIAS pin is not used it is recommended to put BIAS to ground, the device always used the VIN LDO, and the quiescent is minimized.





#### 図 7-13. VSMART Supply Scenario 1



#### 図 7-14. VSMART Supply Scenario 2

When the FORCE BIAS bit is set to 0b1, the device does not directly select the highest voltage between the two supply pins BIAS and VIN. To achieve a minimum of power losses over the LDO the VSMART logic will decide what voltage is the closest one to the target supply V<sub>T(VCC,SUP)</sub>. The 表 7-1 gives an overview for the selection conditions:

V <sub>(BIAS)</sub>	V <sub>(VIN)</sub>	VSMART supply			
X	$> V_{T+(VCC2,SUP)} \&\& < V_{(BIAS)}$	VIN-PIN			
$> V_{T+(VCC2,SUP)} \&\& < V_{(VIN)}$	X	BIAS-PIN			
< V <sub>T-(VCC2,SUP)</sub>	X	VIN-PIN			
x	< V <sub>T-(VCC2,SUP)</sub>	BIAS-PIN			
> V <sub>T+(VCC2,SUP)</sub> && > V <sub>(VIN)</sub>	> V <sub>T+(VCC2,SUP)</sub>	VIN-PIN			
> V <sub>T+(VCC2,SUP)</sub>	$> V_{T+(VCC2,SUP)} \& > V_{(BIAS)}$	BIAS-PIN			

#### 表 7-1. VSMART selection truth table

There is a FORCE\_BIAS bit if it is 0b1 it lowers and prioritizes the switchover threshold for the BIAS pin. Intention is to support an external supply of nominal 5V for the VCC2 but still be able to start-up with the VIN supply if the sequencing if the external supply does not meet the start-up timing. The selection of the VCC2 supply follows this behavior:

- If the BIAS voltages is below the V<sub>T+(Force,BIAS)</sub>, then the VIN gets selected.
  If the BIAS voltage is above V<sub>T+(Force,BIAS)</sub>, then the BIAS gets selected regardless of VIN being above the V<sub>T+(VCC2.SUP)</sub>



#### 7.3.6 Enable and Undervoltage Lockout

The LM51772 has a dual function enable and undervoltage lockout (UVLO) pin. Furthermore, the device features an internal UVLO function (VDET) which can be programmed through I2C interface.  $\boxtimes$  7-15 shows the UVLO block diagram.



図 7-15. Functional Block Diagram UVLO and VDET

#### 7.3.6.1 UVLO

With this function the device can detect an low input voltage condition for the power stage to avoid a brown out condition. The detection threshold as well as the required hysteresis is adjustable with the external voltage divider on the EN/UVLO - pin.

The UVLO features an internal delay time ( $t_{d(UVLO)}$ ) for the shutdown to avoid any undesired converter shutdown due to input noise on the UVLO detection pin. The voltage on the EN/UVLO - pin must below the  $V_{T-(UVLO)}$  threshold for the delay time  $t_{d(UVLO)}$ . Once these conditions are met the device logic will immediately stop the converter operation

If the EN/UVLO-pin voltage is below the  $V_{T+(EN)}$  threshold the internal current source for the UVLO hysteresis is active. If the EN/UVLO-pin voltage is above the  $V_{T+(UVLO)}$  threshold the internal current source for the UVLO hysteresis is off.

#### 7.3.6.2 VDET Comparator

The VDET features an internal UVLO for the device. The comparator output goes directly to the digital main logic to enable disable the converter operation.

The rising and falling threshold can be programmed via the VDET\_RISE, VDET\_FALL register field. The VDET\_EN register field enables or disables the function.

For seamless functionality is recommended to change the programmable VDET parameters in the CONV\_OFF state.

If the programming for the VDET thresholds changes, make sure to disable the block via the EN\_VDET register field first. Change the threshold register(s) and activated the VDET block again by setting EN\_VDET to 0b1



#### 7.3.7 Internal VCC Regulators

#### 7.3.7.1 VCC1 Regulator

The LM51772 features a VCC1 regulator which provides an LDO output for auxiliary use in the system. VCC1 gets directly supplied by VIN pin. In most applications the output is used to supply the I2C controller device which sends data to the LM51772. You can find a drawing for this application below.





To ensure the power sequence of such a system can be met the VCC1 starts-up when the device is entering the standby mode. See a typical power up sequence below.



図 7-17. Timing Diagram VCC Regulator

The VCC1 regulator provides high DC accuracy at light load condition to support a use as a reference voltage for external circuits e.g. a comparator or operational amplifier.

The VCC1 is enabled/disabled via R2D or the  $I^2C$  interface . Therefore the start-up of VCC1 is gated by the R2D readout.

#### 7.3.7.2 VCC2 Regulator

The VCC2 regulator is the supply for the integrated gate driver. The LDO starts in low-current, pre-bias mode, once the voltage on the nRST-Pin is higher that its rising threshold. If the EN/UVLO pin is higher that its rising threshold the VCC2 is fully active and provides the target performance specified by the electrical characteristics parameters.

It is not recommended to connect an external load to the VCC2-PIN



#### 7.3.8 Error Amplifier and Control

#### 7.3.8.1 Output Voltage Regulation

The device features an internal error amplifier (EA) to regulate the output voltage. The output voltage gets sensed on the FB-pin. The reference for the EA is supplied via the soft-start and Vo tracking pins. The COMPpin is the output of the gm-stage and gets connected to the external compensation network.

Due to the selected implementation of the error amplifier, the voltage on the LM51772 COMP pin, is in steadystate, accurately reflecting the nominal peak-current value of the inductor.

The Z 7-18 shoes the control V/I-characteristics of the error amplifier in fPWM mode. You can use this as a guidance for applicative designs where you need to manipulate the inner current loop regulation.





#### 7.3.8.2 Output Voltage Feedback

For applications with external feedback divider use a resistive divider network from the output capacitance to the FB-pin. Use the following equation to calculate the resistor values.

$$R_{FB,top} = (V_{(VOUT)} - V_{(REF)}) \times R_{FB,bot}$$
(1)

To maintain fixed voltage and interface programmable voltage the device contains an internal voltage divider. In this case the FB is not used for sensing the output voltage for the loop regulation. Instead the VOUT-pin is used to sense the output voltage on the power stage.

The selection between internal and external feedback divider is done through the FB pin. If the voltage on the FB-pin is higher than V<sub>T+(SEL,iFB)</sub>, before the soft-start is initiated, the device will operate with a internal or external feedback. The selection of internal and external FB cannot be done dynamically and the pin information gets latched until the next EN or V(POR) power cycle. A typical way of selecting the internal feedback divider is to connect it to VCC2 before the EN pin gets pulled high

The ratio of the internal feedback divider can be changed with the SEL\_DIV20 bit. (see 表 8-18)

It is recommended to (re-)write VOUT A after changing SEL DIV20 bit.

Below an overview of the possible Vo setting according the VOUT A and SEL DIV20

表 7-2. SEL_DIV 20 = 060				
Parameter	Value			
Output voltage min.	1.0V			
Output voltage max.	24V			
Output voltage programming step size typ.	10mV			

# 

Copyright © 2024 Texas Instruments Incorporated



(2)

(3)

You can use the following equation to calculate the nominal output voltage:

 $V_{(O,NOM)} = [[VOUT\_TARGET1\_MSB[3:0]][VOUT\_TARGET1\_LSB[7:0]]] \cdot 10 \, mV$ 

表 7-3. SEL_DIV 20 = 0b1				
Parameter	Value			
Output voltage min.	3.3V			
Output voltage max	48V			
Output voltage programming step size typ.	20mV			

The read-out register value of the 'VOUT A' control register is clamped for the lower and for the upper limit of the register range.

- The reg. readout value is clamped to the lowest clamp voltage (e.g. 3.3V if SEL FB DIV20 = 0b1) if a register value below the value of clamp voltage (e.g. 3.3V) has been written in before.
- The reg. readout value is clamped to the highest clamp voltage (e.g. 48V if SEL FB DIV20 = 0b1) if a register value above the highest value of clamp voltage (e.g. 48V) has been written in before.

You can use the following equation to calculate the nominal output voltage:

 $V_{(O,NOM)} = [[VOUT\_TARGET1\_MSB[3:0]][VOUT\_TARGET1\_LSB[7:0]]] \cdot 20 \, mV$ 



図 7-19. EA Functions Block Diagram

#### 7.3.8.3 Voltage Regulation Loop

The LM51772 features an internal error amplifier (EA) to regulate the output voltage. The output voltage gets sensed on the FB pin through external resistors, which determine the target or nominal output voltage. The reference for the EA builds the soft-start and analog output voltage tracking pin (SS/ATRK). The COMP pin is the


output of the internal gm-stage and gets connected to the external compensation network. The voltage over the compensation network is the nominal value for the inner peak current control loop of the device.

Use the following equations to calculate the external components:

#### **External Feedback:**

$$R_{(COMP)} = \frac{2\pi \times f_{(BW)}}{gm_{(ea)}} \times \frac{R_{(FB, bot)} + R_{(FB, top)}}{R_{(FB, bot)}} \times \frac{10 \times R_{(CS)} \times C_O}{1 - D_{max}}$$
(4)

**Internal Feedback:** 

$$R_{(COMP)} = \frac{2\pi \times f_{(BW)}}{gm_{(ea)}} \times 20 \times \frac{10 \times R_{(SNS1)} \times C_O}{1 - D_{max}}$$
(5)

#### **Common for Internal and External Feedback:**

$$C_{(COMP)} = \frac{1}{2\pi \times f_{(CZ)} \times R_{(COMP)}}$$
(6)

$$C_{(PCOMP)} = \frac{1}{2\pi \times 10 \times f_{(BW)} \times R_{(COMP)}}$$
(7)

For most applications, TI recommends the following guidelines for bandwidth selection of the compensation. The hard limit of the bandwidth ( $f_{(BW)}$ ) is the right half plane zero of the boost operation:

$$f_{RHPZ} = \frac{1}{2\pi} \times \frac{V(VOUT) \times \left(1 - D_{max}\right)^2}{I_{o,max} \times L}$$
(8)

The maximum recommended bandwidth must be within the following boundaries:

$$f_{(BW)} < \frac{1}{3} \times f_{RHPZ} \tag{9}$$

$$f_{(BW)} < \frac{1}{10} \times \left(1 - D_{max}\right) \times f_{(SW)} \tag{10}$$

The compensation zero (f<sub>CZ</sub>) must be placed in relation to the dominating pole of the boost.

 $f_{CZ} = 1.5 \times f_{pole,boost} \tag{11}$ 

$$f_{pole, boost} = \frac{1}{2\pi} \times \frac{2 \times I_{o, max}}{V(VOUT) \times C_o}$$
(12)



#### 7.3.8.4 Dynamic Voltage Scaling

The device features a dynamic voltage scaling, in case the output voltage register gets programmed during the converter is in operation. It shall avoid any excessive current and voltage spike as the control loop bandwidth is set by external components. If the output voltage target gets programmed in the converter off state the soft-start will ramp to newly programmed target voltage.

Once the VOUT\_A field of the register is changed the reference voltage will slowly change-over to the new target value. The rising and falling slew rate shall not exceed the defined  $\Delta V_{o(DVS)}$  within the time  $t_{d(DVS)}$  the slope time is programmable via NVM setting.

If the converter operates in PSM, the inductor current cannot go to negative values. The device features a passive and a active DVS configuration, selectable via NVM setting. If passive DVS is selected the Vo slope of the system will not follow the defined DVS slew rates as the output capacitor can only be discharged passively via the output load. If active DVS is selected the internal output discharge is active during the negative ramp of the DVS. The maximum discharge current is used for the active DVS setting, independently of the register selection of the discharge strength. The output capacitor voltage can follow the reference as long as the capacitor is selected to match the maximum discharge current for the selected DVS ramp speed.

#### 7.3.9 Output Voltage Discharge

The LM51772 features a internal output discharge circuit.

The discharge strength can be configured with the register DISCHARGE\_STREGTH (see  $\ge$  8-12) to achieve different slew rates of the output voltage while discharging. The sequence can be configured with the registers DISCHARGE\_CONFIG0 and DISCHARGE\_CONFIG1 in  $\ge$  8-12

The register FORCE\_DISCH in 表 8-9 forces the discharge circuit to be enabled or disabled and overwrites the sequence settings.



図 7-20. Functional Block Diagram Output Discharge

### 7.3.10 Peak Current Sensor

The integrated peak current sensor enables a low inductive sensing as it is located in series with the main inductor. It also can monitor the peak inductor current under all operation modes (boost, buck-boost and buck) as well as for both current directions i.e. the bi-directional operation.

As the integrated sensor supports high bandwidth signals a differential mode filter adopted to the selected operating point is recommended for best performance. For most applications we recommend a resistor value for  $R_{(DIFF1/2)}$  of 10  $\Omega$ . You can use the equation below to determine the filter capacitor:

$$C_{(DIFF)} = \frac{t_{on,min}}{2\pi \cdot \left(R_{(DIFF1)} + R_{(DIFF2)}\right) \cdot 10}$$
(13)

Where the differential filter should be set to a 10th of the minimum on-time of Buck or Boost mode. See  $\boxtimes$  5-19 or  $\boxtimes$  5-21

Current sense resistors consist a parasitic inductance based on their geometry and the selected component vendors design. If the desired application requires high currents the impact of the external component parasitic can be reduced by placing multiple sense resistors in parallel.



☑ 7-21. Simplified Schematic of the peak current sensor

## 7.3.11 Short Circuit - Hiccup Protection

The LM51772 features a short circuit protection or over current protection. This protection uses cycle-by-cycle peak current sensor connected to the CSA and CSB-pin. There are two modes for this protection. In hiccup mode, the controller stops the converter operation after detecting cycle-by-cycle peak current longer as the hiccup mode on-time. The converter logic initiates a discharge of the soft-start capacitor and the output stays off until the hiccup mode off-time elapses. Then the logic will exit the hiccup mode and re-start the output with a normal soft-start sequence where the soft-start capacitor is charged with the internal current source. If the short or overload condition persist the hiccup timer starts again after the soft-ramp finishes. If hiccup mode protection is not enabled, the device will operate in cycle-by-cycle current limiting as long as the overload condition persists. The peak inductor current limit in steady state is calculated as shown in  $\vec{x}$  14

$$I_{L(PEAK, ILIMIT)} = \frac{50mV}{R_{CS}}$$
(14)



#### 7.3.12 Current Monitor/Limiter

#### 7.3.12.1 Overview

The device features two high voltage current sensors. The first one maintains the peak current sensing between the CSA and CSB pins. The second current sensor inputs are connected to the ISNSP and ISNSN pins. This optional current sensing provides the capability to monitor (CDC-pin) and limit (ILIMCOMP-pin) either the input or the output current of the DC/DC converter.

If the optional current sense amplifier is not used, you should connect the ILIMCOMP pin to VCC2 to all current limiting/monitoring functions off. The configuration gets latched at start-up of the converter. It is not recommended to do this dynamical during the operation of the device. If the current monitoring/limit block should be disabled its recommended to to this before device gets disabled through EN, EN\_CONV or a power cycle.

It is recommended to directly connect the ILIMCOMP to VCC2 or with a pull-up resistor <  $50k\Omega$ .

Use the CFG pins or register table to select the following desired operation modes:

- 1. If the current sense amplifier operates in monitor configuration with IMON\_LIMITER\_EN is set to 0b0 by I2C interface or R2D selection. Both CDC and ILIMCOMP pins provide a current proportional to the differential sense voltage.
- 2. The current monitor block limiter operation is activated via MON\_LIMITER\_EN bit or the corresponding R2D setting for this signal
- 3. The negative current limit direction is selected by the EN\_NEG\_CL\_LIMIT or through the R2D selection for this signal
- 4. If ADDR/Slope (CFG1) selects a I2C address (pin to VCC2 or GND) the main logic activates the I2C interface and the internal DAC as default reference for the current limit threshold. The value for the DAC is set by the ILIM\_THRESHOLD register. The internal DAC can be disabled via a register setting through the I2C interface to set the current limit again by a external resistor on ILIMCOMP



#### 図 7-22. Current Monitor Functional Block Diagram



#### 7.3.12.2 Output Current Limitation

In this configuration the current sense has an internal feedback to the peak current limit of the device. The ILIM circuit regulates the ILIMCOMP voltage to  $V_{(ISET)}$ , and overrides the voltage loop regulation.

the peak current limit down as long as the differential voltage between ISNSP and ISNSN exceeds the internal offset voltage of the ILIM circuit. The ILIM threshold can be set via the register programming or via the an ISET resistor in the ILIMCOMP pin.

If the current limit threshold is selected by a resistor the regulation overwrites the voltage loop once  $V_{(ISET)}$  is increasing to the threshold voltage (typ. 1V). The threshold voltage for ISET can be calculated with:

$$V_{(\text{ISET})} = \left(V_{(\text{ISNSP})} - V_{(\text{ISNSN})}\right) \cdot gm_{(\text{ILIMCOMP})} \cdot R_{(\text{ILIMCOMP})}$$
(15)

Hence the resistor value to select the current limit threshold voltage calculates with:

$$R_{(ISET)} = \frac{V_{(ISET)}}{\left(V_{(ISNSP)} - V_{(ISNSN)}\right) \cdot gm_{(ILIMCOMP)}}$$
(16)

For high frequency noise suppression a capacitor based on the following equation should be placed in parallel to  $R_{(ISET)}$ 

$$C_{(ISET)} = \frac{1}{\pi \cdot f(SW) \cdot R(ISET)}$$
(17)

If the threshold for the current limit is programmed by the internal DAC the bandwidth of the current limit control loop can be optimized for different loads with a resistor and capacitor network on the ILIMCOMP pin. A simple integrator compensation for resistive loads can be selected according the following equations:

$$C_{O2} = \frac{5}{2 \cdot \pi \cdot f_{bw} \cdot R_{(LOAD)}} \tag{18}$$

Where  $C_{O2}$  is the capacitance after the average current sense resistor  $R_{(SNS)}$ 

f<sub>bw</sub> is the bandwidth of the voltage loop compensation (see Voltage Regulation Loop)

$$C_{01} = C_0 - C_{02} \tag{19}$$

Where  $C_0$  is the total output capacitance determined by the voltage loop calculation and the applications voltage ripple requirement.

Where  $C_{O1}$  is the capacitance before the average current sense resistor  $R_{(SNS)}$ 

$$f_p = \frac{1}{2 \cdot \pi \cdot R(SNS) \cdot CO2} \tag{20}$$

$$f_{bwilim} = f_p \cdot 10^{-0.25} \tag{21}$$

$$C_{(ILIMCOMP)} = \frac{gm(ILIMCOMP)}{2\pi \cdot f_{bwilim}}$$
(22)





### 図 7-23. Simplified Schematic current limit components with resistive load

For a electronic load (CC-mode CR-mode) a type II compensation network might be necessary to adopt to the internal regulation loop and bandwidth of the used electronic load. Please refer to the Quick Start Calculator Tool for more detailed optimization.

If the current limit threshold is selected by a resistor instead of the internal DAC the regulation overwrites the voltage loop once  $V_{(ISET)}$  is increasing to the threshold voltage (typ. 1V). The threshold voltage for ISET can be calculated with:

$$V_{(\text{ISET})} = \left(V_{(\text{ISNSP})} - V_{(\text{ISNSN})}\right) \cdot gm_{(\text{ILIMCOMP})} \cdot R_{(\text{ISET})}$$
(23)

Hence the resistor value to select the current limit threshold voltage calculates with:

$$R_{(ISET)} = \frac{V_{(ISET)}}{\left(V_{(ISNSP)} - V_{(ISNSN)}\right) \cdot gm_{(ILIMCOMP)}}$$
(24)

For high frequency noise suppression a capacitor based on the following equation should be placed in parallel to  $R_{(ISET)}$ 

$$C_{(ISET)} = \frac{1}{\pi \cdot f(SW) \cdot R(ISET)}$$
(25)

The read-out register value of the "ILIM\_THRESHOLD" control register is clamped for the lower and for the upper limit of the register range.

- The reg. readout value is clamped to the lowest clamp current (e.g. 500mA) if a register value below the value of clamp current been written in before.
- The reg. readout value is clamped to the highest clamp current if a register value above the highest value of clamp current has been written in before.

#### 7.3.12.3 Output Current Monitor

The current through the sense resistor can be monitored by the CDC pin simultaneously and has no impact to a configured current limit via the ILIMCOMP pin. If the limiter is disabled (IMON\_LIMITER\_EN = 0b0) both pins provide a proportional current to the differential voltage of ISNSP/N with. The Voltage can be calculated with

$$V_{(CDC)} = \left(V_{(ISNSP)} - V_{(ISNSN)}\right) \times gm_{(CDC)} \times R_{(CDC)}$$
(26)

$$V_{(\text{ILIMCOMP})} = \left(V_{(\text{ISNSP})} - V_{(\text{ISNSN})}\right) \times gm_{(\text{ILIMCOMP})} \times R_{(\text{ILIMCOMP})}$$
(27)



#### 7.3.13 Oscillator Frequency Selection

The LM51772 has a low tolerance internal trimmed oscillator.

It is not recommended to operate in these with the RT pin "open" or short "short" as the frequencies are not accurate. With the RT pin left open, the oscillator frequency is at the min. possible boundary. With the RT pin grounded, the switching frequency is at the maximum possible boundary.

The oscillator frequency can be programmed up or down by connecting a resistor from the RT pin to ground. To calculate the RT resistor for a specific oscillator frequency, use  $\neq 28$ .

$$R_{(RT)} = \frac{1}{32 \cdot 10^{-12} \cdot f_{SW}}$$
(28)

The RT pin is regulated to 0.75V by an internal voltage source when the device is in active mode. Therefore, the switching frequency can be dynamically changed during operation by changing the current flowing through the resistor.  $\boxtimes$  7-24 and  $\boxtimes$  7-25 show two examples for changing the frequency by the switching the resistor value or applying a external voltage source through a resistor. Connecting any additional capacitance directly to the RT pin is not recommended.



**2** 7-24. Frequency Hopping Example





### 7.3.14 Frequency Synchronization

The device features an internal phase looked loop (PLL), which is designed to transition the switching frequency seamlessly between the frequency set by the RT pin and the external frequency synchronization signal. If no external frequency is provided, the RT pin sets the center frequency of the synchronization range. The external synchronization signal can change the switching frequency  $\pm 50\%$ . To ensure low quiescent current, the input buffer of the SYNC pin is disabled if no valid sync frequency, that is a frequency signal outside the recommended synchronization range is applied.

The  $f_{(SW)}$  synchronization stops if the device enters power save mode or  $\mu$ Sleep operation, if enabled. Once the converter enters the PWM operation again, the device re-syncs to a pin signal. The synchronization timings are given in  $\boxtimes$  7-27



27-26. Main Oscillator Functional Block Diagram



**図** 7-27. Timing Diagram SYNC Function

The SYNC pin can be programmed through I<sup>2</sup>C or configured via R2D interface:

- As input triggering on the rising edge
- As input triggering on the falling edge (180deg phase shift)
- As an output of the main oscillator clock





### 7.3.15 Output Voltage Tracking

There are two kinds of output voltage tracking features integrated in the device.

- · Analog voltage tracking function through the SS/ATRK pin
- Digital voltage tracking function through the DTRK pin

#### 7.3.15.1 Analog Voltage Tracking

For the analog output voltage tracking, a voltage applied to the SS/ATRK pin overwrites the reference voltage for the output regulation loop. Although it is possible, it is not recommended to apply this voltage before the soft start is finished because the soft-start ramp time and, therefore, the input current during the start-up is changed.

As the internal error amplifier is designed to use the lowest reference input voltage, the applied voltage on the SS/ATRK pin is only effective for voltages lower than the  $V_{ref}$  of the feedback pin. Hence, the maximum voltage for the output is determined by the resistor network on the FB pin.

If the analog voltage tracking is used to start-up the converter voltage a change at the mode pin from high to low or low to high will indicate the logic that the soft-start is completed.

#### 7.3.15.2 Digital Voltage Tracking

The DTRK input of the LM51772 directly modulates the internal reference voltage. This function activates if the voltage on the DTRK pin is higher than the rising threshold of  $V_{T(DTRK)}$  and a PWM signal in the recommended frequency is applied to the pin.

The maximum output voltage during digital tracking cannot exceed the nominal reference voltage for the FB resistor divider. The applied PWM signal reduces the internal reference voltage in relation with the duty cycle on the DTRK pin. A small duty cycle means less output voltage and a high duty cycle of the PWM input represents a high output voltage. For example, a duty cycle of 30% causes a output voltage of 30% of the selected voltage by the FB divider resistors.



図 7-28. Output Voltage Tracking Functional Block Diagram

Copyright © 2024 Texas Instruments Incorporated

## 7.3.16 Slope Compensation

The LM51772 provides slope compensation to ensure stable operation and the best transient performance over a wide operating range.

First a correction factor needs to be calculated from  $\neq$  29

$$m_{SC} = \frac{R_{CS}}{f_{SW} \times L_{\text{eff}}} \times 625$$
<sup>(29)</sup>

- Where the R<sub>CS</sub> is the selected peak current sense resistor
- Leff is the effective (de-rated), inductance of the inductor at the selected peak current
- f<sub>SW</sub>is the selected switching frequency
- m<sub>SC</sub>slope compensation correction factor

If the used inductor has no inductance de-rating the inductor de-rating can be disabled with the SEL\_INDUC\_DERATE  $\frac{1}{2}$  8-17.

If the used inductor has no inductance de-rating and the system has no programming capability via the  $l^2C$ , the  $m_{SC}$  selected with the CFG/SLOPE pin should be increased by the value selected on the INC\_INDUC\_DERATE see  $\frac{1}{2}$  7-6 (e.g.:  $m_{sc} \times 1.2$  or  $m_{sc} \times 1.3$ ). By doing so there is a compromise on the ideal slope compensation and the PSM entry threshold.

Based on the calculated correction factor the slope compensation can be programmed through I2C or by connecting a resistor to ADDR/Slope pin. See  $\gtrsim$  7-4 for selecting the resistor value based on the slope compensation correction factor.

### 7.3.17 Configurable Soft Start

The soft-start feature allows the regulator to gradually reach the steady-state operating point, thus reducing startup stresses and surges.

The LM51772 features an adjustable soft start that determines the charging time of the output. The soft-start feature limits inrush current as a result of high output capacitance to avoid an over-current condition.

At the beginning of the soft-start sequence, the SS voltage is 0 V. If the SS pin voltage is below the feedback reference voltage,  $V_{REF}$ , the soft-start pin controls the regulated FB voltage and the internal soft-start current source gradually increases the voltage on an external soft-start capacitor connected to the SS pin, resulting in a gradual rise of the output voltage and FB pin. Once the voltage on the SS exceeds the internal reference voltage, the soft-start interval is complete and the error amplifier is referenced to  $V_{(REF)}$ .

The soft-start time  $(t_{(ss)})$  is given by:

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{Ref}}$$

The soft-start capacitor is internally discharged when the converter is disabled because of the following:

- EN/UVLO falling below the operating threshold
- VCC2 falling below the VCC2 under-voltage threshold
- The device is in hiccup mode current limiting.
- The device is in thermal shutdown.
- The bootstrap voltage is below the bootstrap under-voltage threshold

**NSTRUMENTS** 

www.ti.com/ja-jp

(30)



### 7.3.18 Drive Pin

The device features a high voltage drive pin (DRV1) to support an input or output disconnect FET. This in can be also used as a driver for a charge pump output to do a reverse polarity protection using a external n-channel FET. The supply for this pin can be selected by R2D and I2C configurations.



## 図 7-29. Functional Block Diagram - DRV pin

The following configurations are possible with to support with the DRV1 pin:

- 1. Open drain output.
- 2. High Voltage Push-pull supplied by VOUT
- 3. High Voltage Push-pull supplied by VBIAS
- 4. CP drive pin supplied by the VCC2

The sequencing of the DRV pin is depending on the setting an given by the register  $\frac{1}{8}$  8-18



### 7.3.19 Dual Random Spread Spectrum – DRSS

The device provides a digital spread spectrum, which reduces the EMI of the power supply over a wide frequency range. This function is selected by the R2D interface ( $\ddagger$  7-7) or the Register  $\ddagger$  8-10. When the spread spectrum is enabled, the internal modulator dithers the internal clock. When an external synchronization clock is applied to the SYNC pin, the internal spread spectrum is disabled. DRSS combines a low frequency triangular modulation profile with a high frequency random modulation profile. The low frequency triangular modulation improves performance in lower radio frequency bands (for example, AM band), while the high frequency random modulation improves performance in higher radio frequency bands (for example, FM band). In addition, the frequency of the triangular modulation is further modulated randomly to reduce the likelihood of any audible tones. To minimize output voltage ripple caused by spread spectrum, duty cycle is modified on a cycle-by-cycle basis to maintain a nearly constant duty cycle when dithering is enabled.



図 7-30. Dual Random Spread Spectrum



### 7.3.20 Gate Driver

The LM51772 features four internal logic-level nMOS gate drivers. The drivers maintain the high frequency switching of both half bridges needed for a buck-boost operation. If the device is in boost or buck mode, the other half bridge high-side switch needs to be permanent on. The internal gate drivers support this by sharing the current from the other half bridge, which is switching. Therefore, a minimum of quiescent current can be provided as no additional char pump is needed. Due to the high drive current capability, the LM51772 can support a wide range of external power FETs as well as a parallel operation of them.

The LO and HO outputs are protected with a shoot-through protection, which prevents both outputs to be turned on at the same time. If the PWM modulation logic of the buck-boost turns the LOx pin off, the HOx pin is not turned on until the following are true:

- 1. A minimum internal transition time  $(t_{t(dead)})$  is reached.
- 2. The voltage on the LOx pin drops below the detection threshold V<sub>TH(GATEOUT)</sub>.

This behavior is similar when HOx turns off and LOx turns on.

The high-side supply voltage for the gate driver are monitored by an additional bootstrap UVLO comparator. This comparator monitors the differential voltage between SWx and HBx. If the voltage drops below the threshold the buck-boost converter operation turns off. The device restarts automatically once the positive going threshold is reached with the soft-start scheme.

Additionally, the LM51772 monitors the upper voltage between SWx and HBx. If this voltage exceeds the threshold voltage of the clamping circuit, the LM51772 activates a internal current source to pull the voltage down.

The dead-time values can be controlled by SEL\_SCALE\_DT, SEL\_MIN\_DEADTIME\_GDRV in the register 表 8-16.

The SEL\_SCALE\_DT can also be selected via the CFG-PIN ( $\gtrsim$  7-6) in case the I<sup>2</sup>C interface is not used in the application. If enabled it increase the default dead time seeting by typically 15ns.

Additionally there is a optional frequency dependency of the transition (dead) -time between high and low side. This addresses the usual differences of the silicon MOSFET  $Q_g$  in high power applications with low switching frequencies and lower power application with higher switching frequencies. When this option is enabled, the dead-time will be shorter when the switching frequency is set higher. The frequency dependency can be enabled or disabled with the register EN CONST TDEAD in register  $\gtrsim 8-16$ 





図 7-31. Functional Block Diagram Gate Driver



## 7.3.21 Cable Drop Compensation (CDC)

The cable drop compensation feature helps to keep the output voltage at the nominal value over a wide range of load current without the need for additional remote sensing. The cable drop compensation measures the current and offsets the output voltage proportionally to the measured current.

If enabled, the gm stage of the current monitor sensor (ISNSP/N) sends a proportional current to the CDC pin. The voltage on the CDC pin is applied as a offset to the nominal output voltage. It is recommended to select the resistor value on the CDC-pin in order to not to exceed 1V.See the Equation below:

$$V_{(CDC)} = \left(V_{(ISNSP)} - V_{(ISNSN)}\right) \times gm_{(CDC)} \times R_{(CDC)}$$
(31)

To achieve a accurate operation for the desired range cable drop compensation the gain of the CDC offset can be programmed by the CDC\_GAIN register bits.

The CDC function operates equally with the external Feedback divider. It's recommended to use a  $100k\Omega$  feedback divider top resistance. If a different resistance is used, the gain of the CDC is multiplied by Rtop/  $100k\Omega$ .

The figure below shows the control curve of the CDC feature.



🛛 7-32. Vo Offset vs. CDC voltage



### 7.3.22 CFG-pin and R2D Interface

The LM51772 has four resistor to digital configuration pins (R2D), where the CFG1 is used to control to the ADDR/SLOPE -pin. The channels CFG3 and CFG4 are multiplexed with the SDA/SCL pins, and can only be used when I2C function is disabled.

The resistor value on the CFG pins is read and latched during the power-up sequence of the device. The selection cannot be changed until the voltage on the nRST pin is toggled or VCC2 voltage drops below the  $V_{VCC2T-(UVLO)}$  threshold. The  $\gtrsim$  7-4 shows the possible device configurations versus the different resistor values on the CFG pins.

#	R <sub>(CFG)</sub> / kΩ	I2C/ADDR	Slope Compensation (m <sub>(SC)</sub> )
1	GND	I2C ENABLED Address 0x6A	Default NVM setting 0.875
2	0.511		0.25
3	1.15		0.375
4	1.9		0.5
5	2.7		0.625
6	3.8		0.75
7	5.1		0.875
8	6.5		1
9	8.3	IZC DISABLED	1.5
10	10.5		2
11	13.3		2.5
12	16.2		3
13	20.5		3.5
14	24.9	4	4
15	30.1		4.5
16	VCC2	I2C ENABLED Address 0x6B	Default NVM setting 0.875

### 表 7-4. ADDR/Slope Pin (R2D-CH1) Configuration Overview



表 7-5. CFG2 Pin (R2D-CH2) Configuration Overview								
#	R <sub>(CFG)</sub> / kΩ	EN_SYNC_OUT	SYNC_IN_FALLING	VDET_EN	PCM_EN			
1	0	DISABLED						
2	0.511	ENABLED	DISABLED					
3	1.15	DISABLED		DISABLED				
4	1.9	ENABLED						
5	2.7	DISABLED			DISABLE			
6	3.8	ENABLED	DISABLED					
7	5.1	DISABLED						
8	6.5	ENABLED						
9	8.3	DISABLED						
10	10.5	ENABLED	DIGABLED					
11	13.3	DISABLED		DISABLED				
12	16.2	ENABLED						
13	20.5	DISABLED			ENABLED (50%)			
14	24.9	ENABLED	DISABLED					
15	30.1	DISABLED						
16	36.5	ENABLED						



#	R <sub>(CFG)</sub> / kΩ	EN_VCC1	INC_INDUCT_DE-RATE	μSLEEP	SCALE_DT			
1	0	DISABLED						
2	0.511	ENABLED	DISABLED (30%)					
3	1.15	DISABLED		DISABLED				
4	1.9	ENABLED						
5	2.7	DISABLED			DISABLE			
6	3.8	ENABLED	DISABLED (30%)					
7	5.1	DISABLED		ENADLED				
8	6.5	ENABLED	EINABLED (40%)					
9	8.3	DISABLED						
10	10.5	ENABLED	DISABLED (30%)					
11	13.3	DISABLED		DISABLED				
12	16.2	ENABLED	EINABLED (40%)					
13	20.5	DISABLED						
14	24.9	ENABLED	DISABLED (30%)					
15	30.1	DISABLED		ENABLED				
16	36.5	ENABLED						

## 表 7-6. CFG3 Pin (R2D-CH3) Configuration Overview



#	R <sub>(CFG)</sub> / kΩ	DRSS	SCP – Hiccup Mode	Negative Current Limit	Current Limit	
1	0	DISABLED				
2	0.511	ENABLED	DISABLED			
3	1.15	DISABLED		DISABLED		
4	1.9	ENABLED				
5	2.7	DISABLED			DISABLE	
6	3.8	ENABLED	DISABLED	ENABLED		
7	5.1	DISABLED				
8	6.5	ENABLED				
9	8.3	DISABLED				
10	10.5	ENABLED	DISABLED	DISABLED		
11	13.3	DISABLED				
12	16.2	ENABLED				
13	20.5	DISABLED			ENABLED	
14	24.9	ENABLED	DISABLED			
15	30.1	DISABLED				
16	36.5	ENABLED				

## 7-7. CFG4 Pin (R2D-CH4) Configuration Overviev



### 7.3.23 Advanced Monitoring Features

### 7.3.23.1 Overview

The device features a status register in which the current operation status can be read using by the interface.



図 7-33. Functional Block Diagram Fault Handler



#### 7.3.23.2 BUSY

If the device register field is busy or in use by another instance this bit is high. Writing via the I<sup>2</sup>C interface is not recommended during busy flag high. This bit is only observed after the device start-up

#### 7.3.23.3 OFF

Is high if the device is not providing a high enough output voltage ( $V_{(VOUT)} < V_{T+(PG)}$ ). This bit is also high if the converter is turned off by system input. This bit is only observed after the device start-up

#### 7.3.23.4 VOUT

Output voltage over voltage threshold (OVP1, OVP2) was exceeded. This error gets latched until the register is cleared or a power cycle happens

#### 7.3.23.5 IOUT

Over current protection, this is going high when the inductor peak current limit is reached. This error gets latched until the register is cleared or a power cycle happens

#### 7.3.23.6 INPUT

The input voltage detection (VDET) or the UVLO resistor senses voltage is blow the falling threshold. This error gets latched until the register is cleared or a power cycle happens

#### 7.3.23.7 TEMPERATURE

The device has entered TSD state or the programmable thermal warning threshold is reached . This error gets latched until the register is cleared or a power cycle happens

#### 7.3.23.8 CML

The device detects an internal logic fault i.e. the NVM memory check-sum has detected data retention event.

#### 7.3.23.9 OTHER

unused

#### 7.3.23.10 ILIM\_OP

This signal is enabled together with the average current limit. If the current limiter is disabled the signal is low. If the programmed (via I<sup>2</sup>C or ISET) current limit threshold is reached the signal goes high. The PD-STATUS byte is instantaneously changing with the ILIM\_OP signal. The input signal gets de-glitch in the analog domain.



#### 7.3.23.11 nFLT/nINT Pin Output

If the bit EN\_NINT (see  $\frac{1}{8}$  8-11) is set to 0b0 the nFLT/nINT pin indicates all faults that are reported to the STATUS byte.

After a restart of the converter operation or in case the failure mode disappears the nFLT pin will go back to HighZ. The input signals to the STATUS-BYTE and therefore the nFLT/nINT pin are de-glitched. Because of this the maximum reaction time of the FLT pin is given by  $t_{d(nFLT-PIN)}$ 

It is not recommended to change the EN\_NINT dynamically during operation, but during the CONV\_OFF state.

In case the EN\_NINT = 0b1 the nFLT/nINT pin acts as interrupt pin. A change of the instantaneous signal to the STATUS\_BYTE as well as the inputs to the USB\_PD\_STATUS\_0 toggles the pin.

#### 7.3.23.12 Status Byte

The following methods can be used to clear a fault

- 1. Perform an I<sup>2</sup>C write to the CLEAR\_FAULTS byte.
- 2. Perform an I<sup>2</sup>C read to the CLEAR\_FAULTS byte.
- 3. Perform an I<sup>2</sup>C write to the STATUS\_BYTE where a fault is indicated with a '1' and clear this bit by setting it to '1'. This allows to write an old STATUS\_BYTE to clear the old faults for diagnosis.

#### 7.3.24 Protection Features

#### 7.3.24.1 Thermal Shutdown (TSD)

To avoid the case of a thermal damage of the device the temperature of the die is monitored. The device will stop operation once the sensed temperature rises over the thermal shutdown threshold. After the temperature drops below the thermal shutdown hysteresis the TSD signal goes back to normal and the converter will return to normal operation according to the main FSM definition.

#### 7.3.24.2 Over Current Protection

The device features a hiccup mode short circuit protection to avoid excessive power dissipation in the die or at the fault of the application in the System. The CL\_OP triggers if the peak current sensing voltage between CSA-pin and CSB-pin is exceeded.

If enabled the protection will stop the converter operating and re-start the converter in case a short is event is detected.

The bit HICCUP\_EN in the NVM register enables the OCP.

#### 7.3.24.3 Output Over Voltage Protection 1 (OVP1)

This over voltage protection monitors the voltage of the FB-pin and the int. feedback.

As this threshold is referenced to the programmed  $V_{(REF)}$  the OVP1 is still working if one of the tracking features (e.g. DTRK or ATRK) has changed the V<sub>o</sub> target value.

The converter maintains operatoin even the OVP1 threshold triggers.

The OVP1 is disabled during uSleep to avoid additional leakage current. The OVP1 signal gets masked that no fault is indicated from this signal during the uSleep operation.

This protection is disabled during the soft-start procedure and if the internal feedback is used instead of the ext. FB



#### 7.3.24.4 Output Over Voltage Protection 2 (OVP2)

This feature shall avoid any damage to the device in case the ext. feedback pin or compensatoin pin is not working properly (e.g. in case of a component or pin short)

The over voltage protection is realized by the converter core and reference system. The absolute output voltage is monitored and when the OVP2 function is triggered the converter logic will take an appropriate measure (e.g. emergency skip mode) to avoid a further increase of the output voltage.

If the output voltage threshold  $V_{T+(OVP2)}$  is reach on the VOUT-pin the buck-boost core logic disables the converter power stage and enters a high impedance state at the switch nodes. If the output voltage falls back under this threshold the converter operation is resumed

In order to accommodate a wide operating range, the OVP2 threshold is programmable by the V\_OVP2 register field.

VOUT Co DAC MFR\_SPECIFIC\_DD[5:0] Main Logic

For power savings the OVP2 circuit can be turned off.

図 7-34. Functional Block Diagram OVP2

#### 7.3.24.5 Input Voltage Protection (IVP)

The input over voltage protection is realized by the converter core modulation scheme. It shall avoid any damage to the device in case the current flows from the output to the input and the input source cannot sink current. If the converter forced PWM mode is active the current can go negative until to the negative peak current limit. Once the input voltage threshold  $V_{T+(IVP)}$  is reach on the VIN-pin the protection disables the forced PWM mode and only allows current to flow from VIN to VOUT. After the input voltage drops under the input voltage protection threshold, the fPWM mode can be activated again.

The threshold for the  $V_{T+(IVP)}$  is programmable via the V\_IVP register field and can be disabled through the EN\_IVP bit.



#### 7.3.24.6 Input Voltage Regulation (IVR)

The input over voltage regulation (IVR) regulates the input voltage the current will be limited with the positive and negative peak current limit or the optional average current limit. The target voltage is programmed by  $\pm$  8-20. The IVR function is enabled once both EN\_IVP and EN\_IVR set to 0b1. The fPWM need to be enabled in order to allow the reverse current to charge the input. If the MODE pin is pulled low the IVR operation is paused until the fPWM is enabled again.



図 7-35. Functional Block Diagram IVP/IVR

#### 7.3.24.7 Power Good

The device features a power good (PG) detection. The internal PG signal is used for the monitoring function.

The power good information is available once the soft-start ramp is finished.

#### 7.3.24.8 Boot-Strap Under Voltage Protection

The high side supply voltage for the gate driver is monitored by an internal bootstrap UVLO comparator. This comparator monitors the differential voltage between SWx and HBx. This protection supports the two modes in the following manner.

- 1. If the measured voltage drops below V<sub>TH-(BST\_UV)</sub> in fPWM mode the converter stops operation after a fixed amount of switching cycles.
- 2. In PSM ACM buck-boost operation, the BOOT\_UV triggers switching the converter to re-fresh the boot strap voltage. If the initiated switching does not bring up the BOOT\_UV after the fixed amount of re-fresh cycles the BOOT\_UV protection deactivates the converter operation.

### 7.3.24.9 Boot-strap Over Voltage Clamp

To protect the ext. FET gate and the internal gate drive circuit the gate driver features an over voltage clamp. If the voltage goes above  $V_{TH(BST_OV)}$  the over-voltage clamp circuit sinks a current from HBx to SWx as long as the voltage is above the threshold.

#### 7.3.24.10 CRC - CHECK

To ensure data integrity of the NVM the device features a CRC- algorithm to generate a check-sum for the data stored in the device NVM.

The check-sum gets generated and stored to the separate NVM register automatically with the production programming process.

After the NVM boot phase the CRC algorithm compares the check-sum of the loaded registers with the checksum stored in the NVM register generated during the production tests. If the two values are not equal the device is not allowed to exit the CONV\_OFF state.



## 7.4 Device Functional Modes

## 7.4.1 Overview

The device contains a digital logic core that controls the functional behavior.

### 7.4.2 Logic State Description



🛛 7-36. State Diagram



# 7.5 Programming

# 7.5.1 I<sup>2</sup>C Bus Operation

The I<sup>2</sup> C bus is a communications link between a controller and a series of target devices. The link is established using a two-wired bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data line is bi-directional for data communication between the controller and the target terminals. Each device has an open-drain output to transmit data on the serial data line (SDA). An external pull-up resistor must be placed on the serial data line to pull the drain output high during data transmission. The device hosts a target I<sup>2</sup> C interface that supports standard-mode, fast-mode and fast-mode plus operation with data rates up to 100 kbit/s, 400 kbit/s and 1000 kbit/s respectively and auto-increment addressing compatible to I<sup>2</sup> C standard 3.0.

The 7 bit target address of this device is 0x6A if the ADDR/SLOPE pin I pulled to GND and 0x6B if the pin is connected to VCC2

Data transmission is initiated with a start bit from the controller as shown in the figure below . The start condition is recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the device will receive serial data on the SDA input and check for valid address and control information. If the target address bits are set for the device, then the device issues an acknowledge pulse and prepares the receive of register address and data. Data transmission is completed by either the reception of a stop condition or the reception of the data word sent to the device. A stop condition is recognized as a low to high transition of the SDA input during the high portion of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal. An acknowledge is issued after the reception of valid address, sub-address and data words. The I <sup>2</sup> C interfaces will auto-sequence through register addresses, so that multiple data words can be sent for a given I <sup>2</sup> C transmission.













## **Z** 7-39. I <sup>2</sup> C Data Transmission Timing for maximum rise/fall times.

### 7.5.2 Clock Stretching

Clock stretching is not supported. If the device is addressed while busy and not able to process the received data, it does not acknowledge the transaction. This may happen if the controller initiates an I<sup>2</sup>C transaction while the device is in BOOT state.

#### 7.5.3 Data Transfer Formats

The device supports four different read/write operations:

- · Single read from a defined register address.
- Single write to a defined register address.
- Sequential read starting from a defined register address
- Sequential write starting from a defined register address

### 7.5.4 Single READ from a Defined Register Address

Single READ from a defined register address shows the format of a single read from a defined register address. First, the controller issues a start condition followed by a seven-bit I <sup>2</sup> C address. Next, the controller writes a zero to signify that it conducts a write operation. Upon receiving an acknowledge from the target the controller sends the eight-bit register address across the bus. Following a second acknowledge the device sets the internal I <sup>2</sup> C register number to the defined value. Then the controller issues a repeat start condition and the seven-bit I <sup>2</sup> C address followed by a one to signify that it conducts a read operation. Upon receiving a third acknowledge, the controller releases the bus to the device. The device then returns the eight-bit data value from the register on the bus. The controller does not acknowledge (nACK) and issues a stop condition. This action concludes the register read.



### 図 7-40. Single READ from a defined register address

#### 7.5.5 Sequential READ Starting from a Defined Register Address

A sequential read operation is an extension of the single read protocol and shown in Sequential READ starting from a defined register address. The controller acknowledges the reception of a data byte, the device auto increments the register address and returns the data from the next register. The data transfer is stopped by the controller not acknowledging the last data byte and sending a stop condition.



### ☑ 7-41. Sequential READ starting from a defined register address

#### 7.5.6 Single WRITE to a Defined Register Address

Single WRITE to defined register address shows the format of a single write to a defined register address. First, the controller issues a start condition followed by a seven-bit I  $^2$  C address. Next, the controller writes a zero to signify that it wishes to conduct a write operation. Upon receiving an acknowledge from the target, the controller sends the eight-bit register address across the bus. Following a second acknowledge the device sets the I  $^2$  C register address to the defined value and the controller writes the eight-bit data value. Upon receiving a third acknowledge the device auto increments the I  $^2$  C register address by one and the controller issues a stop condition. This action concludes the register write.



#### 27-42. Single WRITE to defined register address

#### 7.5.7 Sequential WRITE Starting at a Defined Register Address

A sequential write operation is an extension of the single write protocol and shown in Sequential WRITE starting at a defined register address. If the controller doesn't send a stop condition after the device has issued an ACK, the device auto increments the register address by one and the controller can write to the next register.



		write	9								
S	7-bit target Address	Ó	A	8-bit Register Address	A		DATA <sub>REGADDR</sub>	А			
			C	)ATA <sub>REGADDR+1</sub> A			DATA <sub>REGADDR+n-1</sub>	A	DATA <sub>REGADDR+n</sub>	A	Ρ
Fron	n controller to target	F	rom	target to controller	S	Start	P Stop		A Acknowlege Ā No	ot Ack	nowlege

27-43. Sequential WRITE starting at a defined register address



# 8 LM51772 Registers

**8**-1 lists the memory-mapped registers for the LM51772 registers. All register offset addresses not listed in **8**-1 should be considered as reserved locations and the register contents should not be modified.

表 8-1. LM51772 Registers						
Address	Acronym	Register Name	Section			
0x3	CLEAR_FAULTS	CLEAR_FAULTS	Go			
0xA	ILIM_THRESHOLD	ILIM_THRESHOLD	Go			
0xC	VOUT_TARGET1_LSB	VOUT_TARGET1_LSB	Go			
0xD	VOUT_TARGET1_MSB	VOUT_TARGET1_MSB	Go			
0x21	USB_PD_STATUS_0	USB_PD_STATUS_0	Go			
0x78	STATUS_BYTE	STATUS_BYTE	Go			
0x81	USB_PD_CONTROL_0	USB_PD_CONTROL_0	Go			
0xD0	MFR_SPECIFIC_D0	MFR_SPECIFIC_D0	Go			
0xD1	MFR_SPECIFIC_D1	MFR_SPECIFIC_D1	Go			
0xD2	MFR_SPECIFIC_D2	MFR_SPECIFIC_D2	Go			
0xD3	MFR_SPECIFIC_D3	MFR_SPECIFIC_D3	Go			
0xD4	MFR_SPECIFIC_D4	MFR_SPECIFIC_D4	Go			
0xD5	MFR_SPECIFIC_D5	MFR_SPECIFIC_D5	Go			
0xD6	MFR_SPECIFIC_D6	MFR_SPECIFIC_D6	Go			
0xD7	MFR_SPECIFIC_D7	MFR_SPECIFIC_D7	Go			
0xD8	MFR_SPECIFIC_D8	MFR_SPECIFIC_D8	Go			
0xD9	MFR_SPECIFIC_D9	MFR_SPECIFIC_D9	Go			
0xDA	IVP_VOLTAGE	IVP_VOLTAGE	Go			

Complex bit access types are encoded to fit into small table cells.  $\frac{1}{2}$  shows the codes that are used for access types in this section.

Access Type	Code	Description						
Read Type								
R	R	Read						
Write Type	Write Type							
W	W	Write						
Reset or Default Value								
-n		Value after reset or the default value						

#### 表 8-2. LM51772 Access Type Codes



## 8.1 CLEAR\_FAULTS Register (Address = 0x3) [Reset = 0x00]

CLEAR\_FAULTS is shown in 表 8-3.

clear all latched status flags

## 表 8-3. CLEAR\_FAULTS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	CLEAR_FAULTS	R	0x0	accessing the address is enough to clear fault



## 8.2 ILIM\_THRESHOLD Register (Address = 0xA) [Reset = 0x64]

ILIM\_THRESHOLD is shown in 表 8-4.

Return to the Summary Table.



Bit	Field	Туре	Reset	Description
7:0	ILIM_THRESHOLD	R/W	0x64	ISNS current limit threshold voltage. Value in bracket considers a
				10mOhms sens resistor
				0x0 = 5mV(0.5 A)
				$0x^2 = 5mV(0.5 A)$
				0x3 = 5mV(0.5 A)
				0x4 = 5mV (0.5 Á)
				0x5 = 5mV (0.5 A)
				0x6 = 5mV(0.5 A)
				0x7 = 5mV(0.5 A)
				0x9 = 5mV(0.5 A)
				0xA = 5mV (0.5 A)
				0xB = 5.5mV (0.55 A)
				0xC = 6mV(0.6 A)
				0xD = 6.5mV (0.65 A)
				0xE = 7  mV (0.7  A) 0xE = 7  5mV (0.75  A)
				0x10 = 8mV(0.8 A)
				0x11 = 8.5mV (0.85 A)
				0x12 = 9mV (0.9 A)
				0x13 = 9.5mV(0.95 A)
				0x14 = 10mV(1A) 0x15 = 10.5mV(1.05A)
				0x16 = 11mV(11A)
				0x17 = 11.5mV (1.15 A)
				0x18 = 12mV (1.2 A)
				0x19 = 12.5mV (1.25 A)
				0x1A = 13mV (1.3 A) 0x1B = 13 5mV (1.3 A)
				0x1C = 14mV(1.4A)
				0x1D = 14.5mV (1.45 A)
				0x1E = 15mV (1.5 A)
				0x1F = 15.5mV(1.55 A)
				0x20 = 10mV(1.0  A) 0x21 = 16  5mV(1.65  A)
				0x22 = 17mV(1.7 A)
				0x23 = 17.5mV (1.75 A)
				0x24 = 18mV (1.8 A)
				0x25 = 18.5 mV (1.85  A)
				0x20 = 19  mV (1.9  A) 0x27 = 19  5mV (1.95  A)
				0x28 = 20mV(2A)
				0x29 = 20.5mV (2.05 A)
				0x2A = 21mV(2.1A)
				UXZB = 21.5mV(2.15 A)
				0x2D = 22.5mV(2.25A)
				0x2E = 23mV (2.3 A)
				0x2F = 23.5mV (2.35 A)
				0x30 = 24mV(2.4 A)
				UX3  = 24.5mV (2.45  A)  0x32  = 25mV (2.5  A)
				0x33 = 25.5mV (2.55 A)
				0x34 = 26mV (2.6 A)
				0x35 = 26.5mV (2.65 A)
				0x36 = 2/mV(2.7 A)
				0x38 = 28mV/(2.8 A)
				0x39 = 28.5 mV (2.85  A)
				0x3A = 29mV (2.9 A)
				0x3B = 29.5mV(2.95 A)
				UX3C = 30mV(3A)
				$0x_{3}F = 31mV (3.1 A)$
1	1			(•

#### 表 8-4. ILIM\_THRESHOLD Register Field Descriptions

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

69

LM51772	
JAJSRI9B – OCTOBER 2023 – REVISED JUNE 20	)24



Bit	Field	Туре	Reset	Description
				0x3F = 31.5mV (3.15 A)
				0x40 = 32mV (3.2 A)
				UX41 = 32.5MV (3.25 A) Ux42 = 33mV (3.3 A)
				0x42 = 33.5mV(3.35A)
				0x44 = 34 mV (3.4  A)
				0x45 = 34.5mV (3.45 A)
				0x46 = 35mV (3.5 A)
				0x47 = 35.5mV(3.55 A)
				0x40 = 36  5mV (3.6  A)
				0x4A = 37mV (3.7 A)
				0x4B = 37.5mV (3.75 A)
				0x4C = 38mV (3.8 A)
				0x4D = 38.5mV(3.85 A)
				0x4E = 39mV(3.9 A)
				$0x41^{\circ} = 39.511^{\circ} (3.95 \text{ A})$ 0x50 = 40 mV (4  A)
				0x51 = 40.5 mV (4.05  A)
				0x52 = 41mV (4.1 A)
				0x53 = 41.5mV (4.15 A)
				0x54 = 42mV(4.2 A)
				0x55 = 42.5111V (4.25 A) 0x56 = 43mV (4.3 A)
				0x57 = 43.5 mV (4.35  A)
				0x58 = 44mV (4.4 A)
				0x59 = 44.5mV (4.45 A)
				0x5A = 45mV(4.5A)
				0X5B = 45.5mV (4.55 A) 0x5C = 46mV (4.6 A)
				0x5D = 46  5mV (4.6  A)
				0x5E = 47mV (4.7 A)
				0x5F = 47.5mV (4.75 A)
				0x60 = 48mV(4.8 A)
				0x62 = 48.5mV (4.85 A) 0x62 = 49mV (4.9 A)
				0x62 = 49.5 mV (4.95  A) 0x63 = 49.5 mV (4.95  A)
				0x64 = <b>50mV (5 A)</b>
				0x65 = 50.5mV (5.05 A)
				0x66 = 51 mV (5.1  A)
				0x07 = 51.5111V (5.15 A) 0x68 = 52mV (5.2 A)
				0x69 = 52.5 mV (5.25  A)
				0x6A = 53mV (5.3 A)
				0x6B = 53.5mV (5.35 A)
				0x6C = 54mV (5.4 A)
				0x6F = 55mV (5.5 A)
				0x6F = 55.5mV (5.55 A)
				0x70 = 56mV (5.6 A)
				0x71 = 56.5mV (5.65 A)
				0x/2 = 5/mV (5.7 A) 0x72 = 57 FmV (5.7 A)
				0x74 = 58mV(5.8A)
				0x75 = 58.5mV (5.85 A)
				0x76 = 59mV (5.9 A)
				0x77 = 59.5mV(5.95 A)
				$UX/\delta = 60 \text{ mV} (6 \text{ A})$ 0x79 = 60  smV (6 05  A)
				0x7A = 61mV (6.1 A)
				0x7B = 61.5mV (6.15 A)
				0x7C = 62mV (6.2 A)
				0x7D = 62.5mV(6.25 A)
				UX/E = 63  SmV (6.3  A) 0x7E = 63  SmV (6.35  A)

表 8-4. ILIM\_THRESHOLD Register Field Descriptions (続き)

70 資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright  $\ensuremath{\textcircled{O}}$  2024 Texas Instruments Incorporated



Bit	Field	Туре	Reset	Description
				0x80 = 64mV (6.4 A)
				0x81 = 64.5mV (6.45 A)
				0x82 = 65 mV (6.5  A)
				0x84 = 66mV/(6.6.A)
				0x85 = 66.5 mV (6.65  A)
				0x86 = 67mV (6.7 A)
				0x87 = 67.5mV (6.75 A)
				0x88 = 68mV(6.8 A)
				0x89 = 68.5mV (6.85 A)
				0x8A = 6911V (0.9 A) 0x8B = 695mV (6.95 A)
				0x8C = 70mV(7 A)
				0x8D = 70mV (7 A)
				0x8E = 70mV (7 A)
				0x8F = 70mV(7A)
				0x90 = 70mV(7A)
				0x92 = 70mV(7A)
				0x93 = 70mV(7A)
				0x94 = 70mV (7 A)
				0x95 = 70 mV (7  A)
				0x96 = 70mV(7A)
				0x98 = 70mV(7A)
				0x99 = 70 mV (7  A)
				0x9A = 70mV (7 A)
				0x9B = 70mV (7 A)
				0x9C = 70mV(7A)
				0x9F = 70mV (7 A)
				0x9F = 70mV(7 A)
				0xA0 = 70mV(7A)
				0xA1 = 70mV(7A)
				0XA2 = 70mV(7A)
				0xA4 = 70mV(7A)
				0xA5 = 70mV(7A)
				0xA6 = 70mV(7 A)
				0xA7 = 70mV(7A)
				0xA8 = 70mV(7A) 0xA9 = 70mV(7A)
				0xAA = 70mV(7A)
				0xAB = 70mV (7 A)
				0xAC = 70mV(7A)
				UXAD = /UMV (/ A)
				0xAF = 70mV(7A)
				$0 \times B0 = 70 \text{mV} (7 \text{ A})$
				0xB1 = 70mV (7 A)
				0xB2 = 70mV(7 A)
				UXB3 = /UMV (/ A) UXB4 = 70mV/(7 A)
				0xB5 = 70mV (7 A)
				0xB6 = 70mV(7 A)
				0xB7 = 70mV (7 A)
				0xB8 = 70mV(7A)
				VXDY = 70mV (7 A) 0YBA = 70mV (7 A)
				0xBB = 70mV (7 A)
				0xBC = 70mV (7 Å)
				0xBD = 70mV (7 A)
				0xBE = 70mV (7 A)
				$\begin{array}{l} \text{UXBF} = 7 \text{UMV} (7 \text{ A}) \\ \text{OYCO} = 70 \text{mV} (7 \text{ A}) \end{array}$
	1			

#### 表 8-4. ILIM\_THRESHOLD Register Field Descriptions (続き)

LM51772	
JAJSRI9B – OCTOBER 2023 – REVISED JUNE	2024



Bit	Field	Type	Posot	
ы	Field	Type	Reset	Description
				0xC1 = 70mV(7A)
				0xC2 = 70mV(7A)
				0xC3 = 70mV(7A)
				0xC4 = 70mV(7A)
				0xC5 = 70mV(7A)
				0xC6 = 70mV(7A)
				UXC7 = 70mV(7A)
				0xC8 = 70mV(7A)
				UXU9 = 70mV(7A)
				0xCA = 70mV(7A)
				0xCB = 70mV(7A)
				0xCC = 70mV(7A)
				0xCD = 70mV(7A)
				0xCE = 70mV(7A)
				0xD0 = 70mV(7A)
				$0 \times D1 = 70 mV (7 A)$
				0xD2 = 70mV(7A)
				0xD2 = 70mV(7A)
				$\frac{\partial x D J}{\partial x D A} = 70 \text{mV} (7 \text{ A})$
				0xD5 = 70mV(7A)
				0xD6 = 70mV(7 A)
				0xD7 = 70mV(7A)
				0xD8 = 70mV(7A)
				0xD9 = 70mV(7A)
				0xDA = 70mV(7A)
				0xDB = 70mV(7A)
				0xDC = 70mV(7 A)
				0xDD = 70mV(7 A)
				0xDE = 70mV(7A)
				0xDF = 70mV(7A)
				0xE0 = 70mV(7A)
				0xE1 = 70mV (7 A)
				0xE2 = 70mV (7 A)
				0xE3 = 70mV (7 A)
				0xE4 = 70mV (7 A)
				0xE5 = 70mV (7 A)
				0xE6 = 70mV (7 A)
				0xE7 = 70mV (7 A)
				0xE8 = 70mV(7A)
				0xE9 = 70mV(7A)
				0xEA = 70mV(7A)
				UXEB = 70mV(7A)
				UXEU = /UMV (/ A)
				$0 \times E = 70 \text{mW} (7 \text{ A})$
				0xEE = 70mV(7A)
				$O_{XEF} = 70 \text{mV} (7 \text{ A})$ $O_{YEO} = 70 \text{mV} (7 \text{ A})$
				$0 \times 10 = 70 \text{mV} (7 \text{ A})$ $0 \times \text{F1} = 70 \text{mV} (7 \text{ A})$
				0xF2 = 70mV(7A)
				0xE3 = 70mV(7A)
				0xF4 = 70mV(7A)
				0xF5 = 70mV(7A)
				0xF6 = 70mV(7A)
				0xF7 = 70mV(7 A)
				0xF8 = 70mV (7 A)
				0xF9 = 70mV(7A)
				0xFA = 70mV (7 Á)
				0xFB = 70mV (7 A)
				0xFC = 70mV (7 A)
				0xFD = 70mV (7 A)
				0xFE = 70mV (7 A)
				0xFF = 70mV (7 A)

#### 表 8-4. ILIM THRESHOLD Register Field Descriptions (続き)


## 8.3 VOUT\_TARGET1\_LSB Register (Address = 0xC) [Reset = 0x58]

VOUT\_TARGET1\_LSB is shown in 表 8-5.

Return to the Summary Table.

## 表 8-5. VOUT\_TARGET1\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	VOUT_A	R/W	0x58	Output target Voltage Logical Register Vout Setting Lower Limit: 3.3V or 1V depending on SELFB_DIV20 Upper Limit: 48V or 2 V depending on SELFB_DIV20 Step size: 20mV or 10mV depending on SELFB_DIV20 Value Calculation for 20mV Value Calculation for 10mV



# 8.4 VOUT\_TARGET1\_MSB Register (Address = 0xD) [Reset = 0x02]

VOUT\_TARGET1\_MSB is shown in 表 8-6.

Return to the Summary Table.

## 表 8-6. VOUT\_TARGET1\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
3:0	VOUT_A	R/W	0x2	Output target Voltage Logical Register Vout Setting Lower Limit: 3.3V or 1V depending on SELFB_DIV20 Upper Limit: 48V or 2 V depending on SELFB_DIV20 Step size: 20mV or 10mV depending on SELFB_DIV20 Value Calculation for 20mV Value Calculation for 10mV



## 8.5 USB\_PD\_STATUS\_0 Register (Address = 0x21) [Reset = 0x00]

USB\_PD\_STATUS\_0 is shown in 表 8-7.

Return to the Summary Table.

USB-PD STATUS REGISTER

### 表 8-7. USB\_PD\_STATUS\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
6	CC_OPERATION	R	0x0	Instantanous status for constant current (CC) ILIM operation
5;0	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.



# 8.6 STATUS\_BYTE Register (Address = 0x78) [Reset = 0x00]

STATUS\_BYTE is shown in 表 8-8.

Return to the Summary Table.

FAULT STATUS LOW BYTE

## 表 8-8. STATUS\_BYTE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	BUSY	R	0x0	unit is busy 0x0 = <b>unit not busy</b> 0x1 = unit busy
6	OFF	R	0x0	device not providing VOUT and/or unit is off 0x0 = <b>unit on</b> 0x1 = unit off
5	VOUT	R	0x0	VOUT_OV fault 0x0 = <b>no fault</b> 0x1 = fault
4	IOUT	R	0x0	IOUT_OC fault 0x0 = <b>no fault</b> 0x1 = fault
3	INPUT	R	0x0	VIN_UV fault 0x0 = <b>no fault</b> 0x1 = fault
2	TEMPERATURE	R	0x0	Temperature fault or warning 0x0 = <b>no fault</b> 0x1 = fault
1	CML	R	0x0	Comm, Logic, Memory event 0x0 = <b>no fault</b> 0x1 = fault
0	OTHER	R	0x0	other fault or warning 0x0 = <b>no fault</b> 0x1 = fault



## 8.7 USB\_PD\_CONTROL\_0 Register (Address = 0x81) [Reset = 0x01]

USB\_PD\_CONTROL\_0 is shown in 表 8-9.

Return to the Summary Table.

USB-PD CONTROL REGISTER

### 表 8-9. USB\_PD\_CONTROL\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
1	FORCE_DISCH	R/W	0x0	Activates Vo discharge 0x0 = <b>DISABLE</b> 0x1 = ENABLE
0	CONV_EN2	R/W	0x1	Enables the power stage 0x0 = DISABLE 0x1 = <b>ENABLE</b>



## 8.8 MFR\_SPECIFIC\_D0 Register (Address = 0xD0) [Reset = 0x32]

MFR\_SPECIFIC\_D0 is shown in 表 8-10.

Return to the Summary Table.

CONFIG\_0 Device Configuration Register 0

## 表 8-10. MFR\_SPECIFIC\_D0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
6	EN_NEG_CL_LIMIT	R/W	0x0	Enables ILIM for negative current limit, If disabled ILIM clamps pos I_L 0x0 = <b>DISABLE</b> 0x1 = ENABLE
5	EN_VCC1	R/W	0x1	Enables the VCC1 auxiliary LDO 0x0 = DISABLE 0x1 = <b>ENABLE</b>
4	IMON_LIMITER_EN	R/W	0x1	Enables the Imon in limiter configuration 0x0 = DISABLE 0x1 = <b>ENABLE</b>
3	HICCUP_EN	R/W	0x0	Enables Hiccup short circuit 0x0 = <b>DISABLE</b> 0x1 = ENABLE
2	DRSS_EN	R/W	0x0	Enables Dual Spread Spectrum 0x0 = <b>DISABLE</b> 0x1 = ENABLE
1	USLEEP_EN	R/W	0x1	Enables micro sleep mode 0x0 = DISABLE 0x1 = <b>ENABLE</b>
0	CONV_EN	R/W	0x0	Enables the power stage 0x0 = <b>DISABLE</b> 0x1 = ENABLE



## 8.9 MFR\_SPECIFIC\_D1 Register (Address = 0xD1) [Reset = 0x09]

MFR\_SPECIFIC\_D1 is shown in 表 8-11.

Return to the Summary Table.

CONFIG\_1 Device Configuration Register 1

### 表 8-11. MFR\_SPECIFIC\_D1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	EN_THER_WARN	R/W	0x0	Enables Thermal Warning 0x0 = <b>DISABLE</b> 0x1 = ENABLE
6:5	THW_THRESHOLD	R/W	0x0	Selects the Thermal Warning Threshold 0x0 = <b>140degC</b> 0x1 = 125degC 0x2 = 110degC 0x3 = 95degC
4	EN_NINT	R/W	0x0	Conigures the nFLT pin handler to act as interupt pin or nFLT pin 0x0 = <b>DISABLE</b> 0x1 = ENABLE
3	EN_DTRK_STARTOVER	R/W	0x1	Enables a direct start-up if DTRK is enabled without waiting for the DTRK PWM signal 0x0 = DISABLE 0x1 = <b>ENABLE</b>
2	FORCE_BIASPIN	R/W	0x0	Enables the priroty to supply VCC2 from BIAS by lowering the threshold. 0x0 = <b>DISABLE</b> 0x1 = ENABLE
1	EN_BB_2P_FPWM	R/W	0x0	Enables 2phase BB swiching in fPWM mode 0x0 = <b>DISABLE</b> 0x1 = ENABLE
0	EN_BB_2P_PSM	R/W	0x1	Enables 2phase BB swiching in PSM mode 0x0 = DISABLE 0x1 = <b>ENABLE</b>



# 8.10 MFR\_SPECIFIC\_D2 Register (Address = 0xD2) [Reset = 0x40]

MFR\_SPECIFIC\_D2 is shown in 表 8-12.

Return to the Summary Table.

## 表 8-12. MFR\_SPECIFIC\_D2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
6	EN_ACTIVE_DVS	R/W	0x1	Enables the active down ramp for DVS using the discharge 0x0 = DISABLE 0x1 = <b>ENABLE</b>
5:4	DVS_SLEW_RAMP	R/W	0x0	Sets the positive and negative Vo slew rate for DVS 0x0 = <b>40mV/us</b> 0x1 = 20mV/us 0x2 = 1mV/us 0x3 = 0.5mV/us
3:2	DISCHARGE_STRENGT H	R/W	0x0	Sets the discharge current for the Vo discharge 0x0 = <b>SLOW (25mA)</b> 0x1 = MEDIUM (50mA) 0x2 = FAST (75mA) 0x3 = FAST (75mA)
1	DISCHARGE_CONFIG0	R/W	0x0	Selects the discharge together with CONV_EN 0x0 = <b>DISABLE</b> 0x1 = ENABLE
0	DISCHARGE_CONFIG1	R/W	0x0	Selects the discharge until the VTH DISCH 0x0 = <b>DISABLE</b> 0x1 = ENABLE



## 8.11 MFR\_SPECIFIC\_D3 Register (Address = 0xD3) [Reset = 0x20]

MFR\_SPECIFIC\_D3 is shown in 表 8-13.

Return to the Summary Table.

### 表 8-13. MFR\_SPECIFIC\_D3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	EN_IVP	R/W	0x0	Enabled input voltage protection. 0x0 = <b>DISABLE</b> 0x1 = ENABLE
6	SEL_IVR	R/W	0x0	Selected input voltage regulation instead of the input voltage protection. 0x0 = <b>DISABLE</b> 0x1 = ENABLE
5	VDET_EN	R/W	0x1	Enables internal VDET function 0x0 = DISABLE 0x1 = <b>ENABLE</b>
4:0	VDET_FALL	R/W	0x0	VDET falling threshold $0x0 = 2.7V$ $0x1 = 2.9V$ $0x2 = 3.1V$ $0x3 = 3.3V$ $0x4 = 3.5V$ $0x5 = 3.7V$ $0x6 = 3.9V$ $0x7 = 4.1V$ $0x8 = 4.3V$ $0x9 = 4.5V$ $0xA = 4.7V$ $0xB = 4.9V$ $0xC = 5.1V$ $0xD = 5.3V$ $0xE = 5.5V$ $0xF = 5.7V$ $0x10 = 5.9V$ $0x11 = 6.1V$ $0x12 = 6.3V$ $0x13 = 6.5V$ $0x14 = 6.7V$ $0x15 = 6.9V$ $0x16 = 7.1V$ $0x17 = 7.3V$ $0x18 = 7.5V$ $0x19 = 7.7V$ $0x18 = 7.5V$ $0x19 = 7.7V$ $0x18 = 8.1V$ $0x1C = 8.3V$ $0x1D = 8.5V$ $0x1E = 8.7V$ $0x1F = 8.9V$



# 8.12 MFR\_SPECIFIC\_D4 Register (Address = 0xD4) [Reset = 0x03]

MFR\_SPECIFIC\_D4 is shown in 表 8-14.

Return to the Summary Table.

## 表 8-14. MFR\_SPECIFIC\_D4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
4:0	VDET_RISE	R/W	0x3	VDET rising threshold $0x0 = 2.8V$ $0x1 = 3V$ $0x2 = 3.2V$ $0x3 = 3.4V$ $0x4 = 3.6V$ $0x5 = 3.8V$ $0x6 = 4V$ $0x7 = 4.2V$ $0x8 = 4.4V$ $0x9 = 4.6V$ $0x4 = 4.8V$ $0x8 = 5V$ $0xC = 5.2V$ $0xD = 5.4V$ $0xE = 5.6V$ $0x10 = 6V$ $0x11 = 6.2V$ $0x12 = 6.4V$ $0x13 = 6.6V$ $0x14 = 6.8V$ $0x15 = 7V$ $0x16 = 7.2V$ $0x17 = 7.4V$ $0x18 = 7.6V$ $0x19 = 7.8V$ $0x14 = 8.8V$ $0x18 = 8.2V$ $0x1A = 8V$ $0x1B = 8.2V$ $0x1B = 8.6V$ $0x1E = 8.8V$ $0x1F = 9V$



## 8.13 MFR\_SPECIFIC\_D5 Register (Address = 0xD5) [Reset = 0x3F]

MFR\_SPECIFIC\_D5 is shown in 表 8-15.

Return to the Summary Table.

## 表 8-15. MFR\_SPECIFIC\_D5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.

LM51772	
JAJSRI9B – OCTOBER 2023 – REVISED JUNE 20	)24



# 表 8-15. MFR\_SPECIFIC\_D5 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
5:0	V_OVP2	R/W	0x3F	OVP2 threshold voltage
				0x0 = 4.00V
				0x1 = 4.500V
				$0x^2 = 5.000V$
				0x3 = 5.500V
				0x4 = 6.000V
				0x5 = 7.000V
				0x7 = 7.500V
				0x8 = 8.000V
				0x9 = 8.500V
				0xA = 9.000V
				0xB = 9.500V
				0xC = 10.000V
				0xD = 10.500V
				0xE = 11.000V
				0xF = 11.000V
				0x10 = 12.000V 0x11 = 12.500V
				0x12 = 13.000V
				0x13 = 13.500V
				0x14 = 14.000V
				0x15 = 14.500V
				0x16 = 15.000V
				0x17 = 15.500V
				0x18 = 16.000V
				0x19 = 17.000V
				0x1B = 10.000V
				$0x1C = 20\ 000V$
				0x1D = 21.000V
				0x1E = 22.000V
				0x1F = 23.000V
				0x20 = 24.000V
				0x21 = 25.000V
				0x22 = 26.000V
				0x23 = 27.000V
				0x25 = 29.000V
				0x26 = 30.000V
				0x27 = 31.000V
				0x28 = 32.000V
				0x29 = 33.000V
				0x2A = 34.000V
				UX2B = 35.000V
				0x2D = 37.000V
				0x2E = 38.000V
				0x2F = 39.000V
				0x30 = 40.000V
				0x31 = 41.000V
				0x32 = 42.000V
				0x33 = 43.000V
				0x34 = 44.000V 0x35 = 45.000V
				0x36 = 46,000V
				0x37 = 47.000V
				0x38 = 48.000V
				0x39 = 49.000V
				0x3A = 50.000V
				0x3B = 51.000V
				$0x_{3}U = 52.000V$
				0x3D = 53.000V



### 表 8-15. MFR\_SPECIFIC\_D5 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
				0x3F = <b>55.000V</b>



# 8.14 MFR\_SPECIFIC\_D6 Register (Address = 0xD6) [Reset = 0x15]

MFR\_SPECIFIC\_D6 is shown in 表 8-16.

Return to the Summary Table.

PS\_Config0 Power stage Configuration

# 表 8-16. MFR\_SPECIFIC\_D6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	CONFIG_SYNC_PIN	R/W	0x0	Selects the SYNC function to mainain paralell operation 0x0 = <b>Input sync on rising edge</b> 0x1 = Input sync on falling edge 0x2 = Sync output from internal rising edge 0x3 = Sync output from internal falling edge (180deg phase)
5	EN_CONST_TDEAD	R/W	0x0	Forces a constant deadtime for the setting of SEL_MIN_DEADTIME_GDRV. Disables frequnecy dependency of min Tdead 0x0 = <b>DISABLE</b> 0x1 = ENABLE
4	SEL_SCALE_DT	R/W	0x1	Scales the gate driver dead time freq dependence and 2 MHz setpoint 0x0 = DISABLE 0x1 = <b>ENABLE</b>
3:2	SEL_MIN_DEADTIME_G DRV	R/W	0x1	Defines the minimum dead time at fsw = 2Mhz for the gate driver 0x0 = 10  ns (No delay) 0x1 = 20  ns 0x2 = 40  ns 0x3 = 60  ns
1:0	BB_MIN_TIME_OFFSET	R/W	0x1	Scales the BB min Ton or Toff time for the gate refresh 0x0 = 0.75 x 0x1 = 1 x 0x2 = 1.25 x 0x3 = 1.5 x



## 8.15 MFR\_SPECIFIC\_D7 Register (Address = 0xD7) [Reset = 0x28]

MFR\_SPECIFIC\_D7 is shown in 表 8-17.

Return to the Summary Table.

### 表 8-17. MFR\_SPECIFIC\_D7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
5:4	SEL_INDUC_DERATE	R/W	0x2	Select the inductor de-rating for PSM mode to slope 0x0 = DISABLE 0x1 = 20% 0x2 = <b>30%</b> 0x3 = 40%
3:0	SEL_SLOPE_COMP	R/W	0x8	Select slope comp current, as ratio of RT current 0x0 = 0.125 0x1 = 0.25 0x2 = 0.375 0x3 = 0.5 0x4 = 0.625 0x5 = 0.75 0x6 = 0.875 0x7 = 1 0x8 = <b>1.5</b> 0x9 = 2 0xA = 2.5 0xB = 3 0xC = 3.5 0xD = 4 0xE = 4.5 0xF = 5



# 8.16 MFR\_SPECIFIC\_D8 Register (Address = 0xD8) [Reset = 0x84]

MFR\_SPECIFIC\_D8 is shown in 表 8-18.

Return to the Summary Table.

## 表 8-18. MFR\_SPECIFIC\_D8 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	SEL_FB_DIV20	R/W	0x1	Select internal FB divider ratio of 20 0x0 = DIV10 0x1 = <b>DIV20</b>
6	EN_CDC	R/W	0x0	Enables the cable drop compensation 0x0 = <b>DISABLE</b> 0x1 = ENABLE
5:4	CDC_GAIN	R/W	0x0	Selectes the Gain for the CDC voltage (1V) with respect to Vout 0x0 = <b>0.250V</b> 0x1 = 0.500V 0x2 = 1.000V 0x3 = 2.000V
3:2	SEL_DRV1_SEQ	R/W	0x1	Select the sequencing for the DRV 1 operation 0x0 = Pull-Low/ CP running if converter operation is off 0x1 = <b>Pull-Low/ CP running if converter operation is on</b> 0x2 = FORCE ACTIVE 0x3 = FORCE OFF
1:0	SEL_DRV1_SUP	R/W	0x0	Select the driver configuration for DRV1 pin 0x0 = <b>Open Drain (active = pull low)</b> 0x1 = Vout 0x2 = VBIAS 0x3 = VCC2 (Charge Pump driver)



## 8.17 MFR\_SPECIFIC\_D9 Register (Address = 0xD9) [Reset = 0x2C]

MFR\_SPECIFIC\_D9 is shown in 表 8-19.

Return to the Summary Table.

### 表 8-19. MFR\_SPECIFIC\_D9 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
5	SEL_ISET_PIN	R/W	0x1	Forces the ISET pin in I2C active config and disables the ILIM DAC. 0x0 = DISABLE 0x1 = <b>ENABLE</b>
4:0	PCM_WINDOW_LOW	R/W	0xC	Select the lower voltage window threshold refered to VOUT for the PCM 0x0 = 0 (Disable)% 0x1 = 2.50% 0x2 = 5% 0x3 = 7.5% 0x4 = 10% 0x5 = 12.5% 0x6 = 15% 0x7 = 17.5% 0x8 = 20% 0x9 = 22.5% 0xA = 25% 0xB = 27.5% 0xC = 30% 0xC = 30% 0xF = 37.5% 0xF = 37.5% 0x10 = 40% 0x11 = 42.5% 0x14 = 50% 0x15 = 52.5% 0x16 = 55% 0x17 = 57.5% 0x18 = 60% 0x19 = 62.5% 0x16 = 75% 0x16 = 75% 0x16 = 75% 0x16 = 75% 0x17 = 77.5%



## 8.18 IVP\_VOLTAGE Register (Address = 0xDA) [Reset = 0xFF]

IVP\_VOLTAGE is shown in 表 8-20.

Return to the Summary Table.



Bit Field Type Reset Description	
7.0 V/ IV/D	detain Theorem Inda
7:0 V_IVP R/W UXFF Input Overvoitage Protection and Regu	liatoin i nresnoid
0x0 - 4.75V $0y1 - 4.875V$	
$0x^2 = 5000V$	
0x3 = 5.125V	
0x4 = 5.250V	
0x5 = 5.375V	
0x6 = 5.500V	
0x7 = 5.625V	
0x8 = 5.750V	
0x9 = 5.875V	
0XA = 6.000V	
0x0 = 0.1230	
0xD = 6.375V	
0xE = 6.500V	
0xF = 6.625V	
0x10 = 6.750V	
0x11 = 6.875V	
0x12 = 7.000V	
0x13 = 7.125V	
0x14 = 7.250V	
0x16 = 7 500V	
0x17 = 7.625V	
0x18 = 7.750V	
0x19 = 7.875V	
0x1A = 8.000V	
0x1B = 8.125V	
0x1C = 8.250V	
0x1D = 0.375V 0x1E = 8 500V	
0x1F = 8.625V	
0x20 = 8.750V	
0x21 = 8.875V	
0x22 = 9.000V	
0x23 = 9.125V	
0x24 = 9.250V 0x25 = 0.375V	
0x26 = 9.500V	
0x27 = 9.625V	
0x28 = 9.750V	
0x29 = 9.875V	
0x2A = 10.000V	
0x2B = 10.125V	
0x2C = 10.250V 0x2D = 10.375V	
0x2E = 10.500V	
0x2F = 10.625V	
0x30 = 10.750V	
0x31 = 10.875V	
0x32 = 11.000V	
0X33 = 11.125V 0x34 = 11.250V	
0x35 = 11 375V	
0x36 = 11.500V	
0x37 = 11.625V	
0x38 = 11.750V	
0x39 = 11.875V	
UX3A = 12.000V	
0x3D = 12.230V	
0x3E = 12.500V	
0x3F = 12.625V	

#### 表 8-20. IVP VOLTAGE Register Field Descriptions

91

LM51772	
JAJSRI9B – OCTOBER 2023 – REVISED JUNE	2024



Bit	Field	Type	Reset	Description
		.,,,,,		0x40 = 12.750V(
				0x40 = 12.730 0x41 = 12.875 V
				0x42 = 13.000V
				0x43 = 13.125V
				0x44 = 13.250V
				0x45 = 13.375V
				0x46 = 13.500V
				0x47 = 13.625V
				0x48 = 13.750V
				0x49 = 13.875V
				0X4A = 14.000V
				0X4B = 14.125V 0x4C = 14.250V
				0x4D = 14.250V
				0x4F = 14.500V
				0x4F = 14.625V
				0x50 = 14.750V
				0x51 = 14.875V
				0x52 = 15.000V
				0x53 = 15.125V
				0x54 = 15.250V
				0x55 = 15.375V
				UX56 = 15.500V
				0x57 = 15.625V 0x58 = 15.750/
				0x50 = 15.750 0x50 = 15.875
				0x53 = 16.000V
				0x5B = 16.125V
				0x5C = 16.250V
				0x5D = 16.375V
				0x5E = 16.500V
				0x5F = 16.625V
				0x60 = 16.750V
				0x61 = 16.875V
				0x62 = 17.000V
				0x03 = 17.123V 0x64 = 17.250V
				0x04 = 17.250V 0x65 = 17.375V
				0x66 = 17500V
				0x67 = 17.625V
				0x68 = 17.750V
				0x69 = 17.875V
				0x6A = 18.000V
				0x6B = 18.125V
				0x6C = 18.250V
				UX6D = 18.3/5V
				UXOE = 10.500V
				0x00 = 18.750\/
				0x71 = 18 875V
				0x72 = 19.000V
				0x73 = 19.125V
				0x74 = 19.250V
				0x75 = 19.375V
				0x76 = 19.500V
				0x77 = 19.625V
				UX/8 = 19./5UV
				$V_{10} = -19.010$
				0x7R = 20.000V 0x7R = 20.125V
				0x7C = 20.250V
				0x7D = 20.375V
				0x7E = 20.500V
				0x7F = 20.625V
I				0x80 = 20.750V

#### 表 8-20. IVP VOLTAGE Register Field Descriptions (続き)



Bit	Field	_ Type	Reset	Description
				0x81 = 20.875\/
				0x82 = 21.000V
				0x83 = 21.125V
				0x84 = 21.250V
				0x85 = 21.375V
				0x86 = 21.500V
				0x87 = 21.625V
				0x88 = 21./50V
				0.000 = 21.8750 0.000 = 22.000 V
				0x8B = 22.000V
				0x8C = 22.250V
				0x8D = 22.375V
				0x8E = 22.500V
				0x8F = 22.625V
				0x90 = 22.750V
				0x91 = 22.875V
				0.02 = 23.000V
				0.893 = 23.1237 0.894 = 23.2507
				0x95 = 23.500V
				0x96 = 23.750V
				0x97 = 24.000V
				0x98 = 24.250V
				0x99 = 24.500V
				0x9A = 24.750V
				0x9B = 25.000V
				0.090 - 25.2000 0.000 - 25.5000/
				0x9E = 25.500V
				0x9F = 26.000V
				0xA0 = 26.250V
				0xA1 = 26.500V
				0xA2 = 26.750V
				0XA3 = 27.000V 0XA4 = 27.250V
				0xA4 = 27.230V 0xA5 = 27.500V/
				0xA6 = 27.750V
				0xA7 = 28.000V
				0xA8 = 28.250V
				0xA9 = 28.500V
				0xAA = 28.750V
				0XAB = 29.000V
				0xAC = 29.230V 0xAD = 29.500V
				0xAE = 29.500V
				0xAF = 30.000V
				0xB0 = 30.250V
				0xB1 = 30.500V
				0xB2 = 30.750V
				$0 \times B3 = 31.000V$ $0 \times B4 = 24.250V$
				0XB4 = 31.250V 0XB5 = 31.500V
				0xB6 = 31.750V
				0xB7 = 32.000V
				0xB8 = 32.250V
				0xB9 = 32.500V
				0xBA = 32.750V
				UXBB = 33.000V
				0xBD = 33.200V
				0xBE = 33.750V
				0xBF = 34.000V
				0xC0 = 34.250V
				0xC1 = 34.500V

### 表 8-20. IVP\_VOLTAGE Register Field Descriptions (続き)

_M51772
AJSRI9B – OCTOBER 2023 – REVISED JUNE 2024



	12 0-20			
Bit	Field	Туре	Reset	Description
				0xC2 = 34.750V
				0xC3 = 35.000V
				0xC4 = 35.250V
				0xC5 = 35.500V
				0xC6 = 35.750V
				0xC7 = 36.000V
				0xC8 = 36.250V
				0xC9 = 36.500V
				0xCA = 36.750V
				0xCB = 37.000V
				0xCC = 37.250V
				0xCD = 37.500V
				0xCE = 37.750V
				0xCF = 38.000V
				0xD0 = 38.250V
				0xD1 = 38.500V
				0xD2 = 38.750V
				0xD3 = 39.000V
				0xD4 = 39.250V
				0xD5 = 39.500V
				0xD6 = 39.750V
				0xD7 = 40.000V
				0xD8 = 40.250V
				0xD9 = 40.500V
				0xDA = 40.750V
				0xDB = 41.000V
				0xDC = 41.250V
				0xDD = 41.500V
				0xDE = 41.750V
				0xDF = 42.000V
				0xE0 = 42.250V
				0xE1 = 42.500V
				0xE2 = 42.750V
				0xE3 = 43.000V
				0xE4 = 43.250V
				0xE5 = 43.500V
				UXE6 = 43.750V
				$0 \times E_{1} = 44.000 V$
				$0 \times E_0 = 44.250 V$
				$0 \times E_9 = 44.300 \text{ V}$
				$0 \times ER = 44.750 V$
				0x = 0.000
				$0 \times ED = 45.500 V$
				0xEE = 45.750V
				0xEF = 46.000V
				0xF0 = 46.250V
				0xF1 = 46.500V
				0xF2 = 46.750V
				0xF3 = 47.000V
				0xF4 = 47.250V
				0xF5 = 47.500V
				0xF6 = 47.750V
				0xF7 = 48.000V
				0xF8 = 48.250V
				0xF9 = 48.500V
				0xFA = 48.750V
				0xFB = 49.000V
				0xFC = 49.250V
				0xFD = 49.500V
				0xFE = 49.750V
				0xFF = <b>50.000V</b>

## 表 8-20. IVP\_VOLTAGE Register Field Descriptions (続き)



# 9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 9.1 Application Information

The LM51772 is a wide input voltage, synchronous, non-inverting buck-boost controller, suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage. To expedite and streamline the process of designing the external circuits and select the components, a comprehensive quickstart calculator is available for download to assist the designer with component selection for a given application.

## 9.2 Typical Application





## 9.2.1 Design Requirements

 $\frac{1}{8}$  9-1 shows the intended input, output, and performance parameters for a typical design example.

### 表 9-1. Design Parameters

Parameter	Value
V <sub>I</sub> minimum	9V
V <sub>I</sub> typical = V <sub>I</sub> start-up	19.5V
V <sub>I</sub> maximum	48V
V <sub>O</sub> nominal	20V
P <sub>O</sub> maximum	100W

Copyright © 2024 Texas Instruments Incorporated



## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the LM51772 device with the WEBENCH® Power Designer.

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub> and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - · Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

### 9.2.2.2 Frequency

The switching frequency of LM51772 is set by an R<sub>T</sub> resistor connected from the RT/SYNC pin to AGND. The R<sub>T</sub> resistor required to set the desired frequency is calculated using  $\neq$  32. A 1% standard resistor of 51.0k $\Omega$  is selected for f<sub>SW</sub> = 600kHz.

$$R_{(RT)} = \frac{1}{32 \times 12^{-12} \times f_{sw}} = 52.08k\Omega$$
(32)

### 9.2.2.3 Feedback Divider

The feedback voltage divider is found with  $\neq$  33:

$$R_{FB,top} = (V_{(VOUT)} - V_{(REF)}) \times R_{FB,bot}$$
(33)

For the 20V output, an upper resistor of 82.0k $\Omega$  and a lower resistor of 4.3k $\Omega$  have been selected.

FB Pin Resistor Divider Examples with  $R_{FB,top} = 71.5k\Omega$  shows an overview of a possible selection for the feedback divider resistors over common output voltages.

V <sub>O</sub> – Target	R <sub>FB,bot</sub> – Calculation	R <sub>FB,bot</sub> – E48 Series	V <sub>O</sub> Nominal	Error from FB Resistor
5V	17.9kΩ	17.8kΩ	5.02V	0.3%
9V	8.94kΩ	9.09kΩ	8.87V	-1.5%
12V	6.50kΩ	6.59kΩ	12.02V	0.1%
16V	4.77kΩ	4.87kΩ	15.68V	-2.0%
24V	3.11kΩ	3.16kΩ	23.63V	-1.6%
28V	2.65kΩ	2.61kΩ	28.39V	1.4%
36V	2.04kΩ	2.05kΩ	35.88V	-0.3%
42V	1.74kΩ	1.78kΩ	41.17V	-2.0%
48V	1.50kΩ	1.54kΩ	47.43V	-1.2%

## 表 9-2. FB Pin Resistor Divider Examples with $R_{FB,top}$ = 71.5kQ



#### 9.2.2.4 Inductor and Current Sense Resistor Selection

The inductor selection is based on consideration of both buck and boost modes of operation and the range of the supported slope compensation. As inductor and current sense resistor influencing each other both needs to be selected depending on each other. A good starting point is to set the current sense resistor to have an aveage current level of 60% of the overcurrent detection level. This considers an inductor ripple  $\Delta I_L$  of 20% and a margin of 20% to the overcurrent detection level. The highest inductor current appears at the lowest input voltage.

$$I_{L Peak, max, est.} = \frac{V_{OUT}}{V_{IN, min}} \times I_{OUT} \times 1.4 = 15.6 A$$
(34)

The sense resistor can be calculated with:

$$R_{CS} = \frac{50 \, mV}{I_L \, Peak, \, \text{max,est.}} = 3.2 \, m\Omega \tag{35}$$

The inductor can be selected with have a mid level slope compensation. This can be calculated with:

$$L = \frac{R_{CS} \times 625}{f_{SW}} = 3.35 \,\mu H \tag{36}$$

Additionally, the inductor selection can be based on the peak-to-peak current ripple  $\Delta I_L$  for buck and boost mode, depending if better efficiency for buck or boost operartion is important. The target inductance for buck mode with approximately 60% of the maximum inductor current at the maximum input voltage is:

$$L_{BUCK} = \frac{\left(V_{IN}(MAX) - V_{OUT}\right) \times V_{OUT}}{0.6 \times I_{OUT}(MAX) \times F_{SW} \times V_{IN}(MAX)} = 6.48 \,\mu\text{H}$$
(37)

The target inductance for boost mode with approximately 30% of the maximum inductor current at the maximum input voltage is:

$$L_{\text{BOOST}} = \frac{V_{\text{IN}(\text{MIN})}^2 \times (V_{\text{OUT}} - V_{\text{IN}(\text{MIN})})}{0.3 \times I_{\text{OUT}(\text{MAX})} \times F_{\text{SW}} \times V_{\text{OUT}}^2} = 2.48 \,\mu\text{H}$$
(38)

For this application, an inductor with  $3.3\mu H$  was selected.

The peak inductor current occurs at in this configuration occurs at minimum input voltage and with an efficiency of 95% is given by:

$$I_{L Peak Boost} = \frac{V_{OUT} * I_{OUT}}{\eta^* V_{IN, min}} + \frac{V_{IN, min} * (V_{OUT} - V_{IN, min})}{2^* L^* f_{SW} * V_{OUT}} = 12.9A$$
(39)

For the current sense resistor a margin of 20% is considered to have enough headroom for the dymamic responses, e.g. load step regulation. To ensure the maximum output current can be delivered the mimimum level of the peak current limit threshold is used:

$$R_{CS} = \frac{39 \, mV}{I_L \, Peak \, Boost} = 3.0 \, m\Omega \tag{40}$$

The standard value of RCS =  $2.5m\Omega$  with 2 times  $5m\Omega$  is selected. With the two resistors in parallel it also reduces the parasitic inductance. The maximum power dissipation in RCS happens at VIN(MAX):

$$P_{R_{CS}(Max)} = \left(\frac{59 \, mV}{R_{CS}}\right)^2 \times R_{CS} \times \left(1 - \frac{V_{OUT}}{V_{IN}(Max)}\right) = 0.81 \, W$$
(41)

Copyright © 2024 Texas Instruments Incorporated



### 9.2.2.5 Output Capacitor

In boost mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by:

$$I_{\text{COUT}(\text{RMS})} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} - 1}$$
(42)

where the minimum  $V_{IN}$  corresponds to the maximum capacitor current.

In this example, the maximum output ripple RMS current is  $I_{COUT(RMS)} = 5.5A$ . A  $3m\Omega$  output capacitor ESR causes an output ripple voltage of 33.3mV as given by:

$$\Delta V_{\text{RIPPLE(ESR)}} = \frac{I_{\text{OUT}} \times V_{\text{OUT}}}{V_{\text{IN}(\text{MIN})}} \times \text{ESR}$$
(43)

A 80µF output capacitor causes a capacitive ripple voltage of 151mV as given by:

$$\Delta V_{\text{RIPPLE}(\text{COUT})} = \frac{I_{\text{OUT}} \times \left(1 - \frac{V_{\text{IN}(\text{MIN})}}{V_{\text{OUT}}}\right)}{C_{\text{OUT}} \times f_{\text{SW}}}$$
(44)

Typically, a combination of ceramic and bulk capacitors is needed to provide low ESR and high ripple current capacity. セクション 9.2 shows a good starting point for C<sub>OUT</sub> for typical applications.

### 9.2.2.6 Input Capacitor

In buck mode, the input capacitor supplies high ripple current. The RMS current in the input capacitor is given by:

$$I_{\text{CIN}(\text{RMS})} = I_{\text{OUT}} \times \sqrt{D \times (1 - D)}$$
(45)

The maximum RMS current occurs at D = 0.5, which gives  $I_{CIN(RMS)} = I_{OUT} / 2 = 2.5A$ . A combination of ceramic and bulk capacitors must be used to provide a short path for high di/dt current and to reduce the output voltage ripple.  $\boxtimes$  9-1 is a good starting point for C<sub>IN</sub> for typical applications.

### 9.2.2.7 Slope Compensation

For stable current loop operation and to avoid subharmonic oscillations, the slope resistor must be selected based on  $\pm 46$ .

For the calculation of the mSC value for the Slope Compensation the effective inductance at the maximum inductor current (set by the current limit) should be used. With a  $R_{CS}$  of 2.5m $\Omega$  the current limit is set to 20 A (typically). For the used inductor the inductance will decrease to  $L_{eff}$  =2.5µH at this peak current.

$$m_{SC} = \frac{R_{CS}}{f_{SW} \times L_{eff}} \times 625 = 1.04$$
(46)

The next higher value has to be selected which is 1.5 and then be set via  $R_{CFG1}$  or the I2C interface.

This slope compensation results in "dead-beat" operation, in which the current loop disturbances die out in one switching cycle. Theoretically, a current mode loop is stable with half the "dead-beat" slope (considered already in the calculated slope resistor value in  $\neq$  46). A larger m<sub>sc</sub> value results in larger slope signal, which is better for noise immunity in the transition region (V<sub>IN</sub> is approximately equal to V<sub>OUT</sub>). A larger slope signal, however, restricts the achievable input voltage range for a given output voltage, switching frequency, and inductor. For this design, a slope compensation factor of 1.5 (see Configuration Pin CFG2) is selected for better transition region behavior while still providing the required V<sub>IN</sub> range.

The inductor derating is around 24% and the settting for 30% derating could be used (see Configuration Pin CFG3) or set via I2C.



### 9.2.2.8 UVLO Divider

The UVLO resistor divider must be designed for turn-on below 8. 7V. Selecting  $R_{UVLO,top} = 75k\Omega$  gives a UVLO hysteresis of 0.375V based on  $\neq 47$ . The lower UVLO resistor is selected using:

$$V_{(\text{VIN, IT} +, \text{UVLO})} = V_{\text{IT} + (\text{UVLO})} \times \left(1 + \frac{R_{\text{UVLO, top}}}{R_{\text{UVLO, bot}}}\right) + R_{\text{UVLO, top}} \times I_{(\text{UVLO, hyst})}$$
(47)

A standard value of  $12.4k\Omega$  is selected for  $R_{UVLO,bot}$ .

When programming the UVLO threshold for lower input voltage operation, it is important to choose MOSFETs with gate (Miller) plateau voltage lower than the minimum  $V_{IN}$ .

### 9.2.2.9 Soft-Start Capacitor

The soft-start time is programmed using the soft-start capacitor. The relationship between  $C_{SS}$  and the soft-start time is given by:

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{Ref}} = 18 \text{ nF}$$
(48)

C<sub>SS</sub> = 18nF gives a soft-start time of 1.8ms.

### 9.2.2.10 MOSFETs QH1 and QL1

The input side MOSFETs QH1 (Q1) and QL1 (Q2) need to withstand the maximum input voltage of 48V. In addition, they must withstand the transient spikes at SW1 during switching. Therefore, QH1 and QL1 must be rated for 58V or higher. The gate plateau voltages of the MOSFETs must be smaller than the minimum input voltage of the converter, otherwise, the MOSFETs may not fully enhance during start-up or overload conditions.

The power loss in QH1 in boost mode is approximated by:

$$P_{\text{COND}(\text{QH1})} = \left(I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)^2 \times R_{\text{DS, On}(\text{QH1})}$$
(49)

The power loss in QH1 in buck mode consists of both conduction and switching loss components given by  $\pm$  50 and  $\pm$  51, respectively:

$$P_{\text{COND}(\text{QH1})} = \left(I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)^2 \times R_{\text{DS, On}(\text{QH1})}$$
(50)

$$P_{SW(QH1)} = \frac{1}{2} \times V_{IN} \times I_{OUT} \times (t_r + t_f) \times f_{SW}$$
(51)

The rise  $(t_r)$  and the fall  $(t_f)$  times are based on the MOSFET data sheet information or measured in the lab. Typically, a MOSFET with smaller  $R_{DSON}$  (smaller conduction loss) has longer rise and fall times (larger switching loss).

The power loss in QL1 in the buck mode of operation is shown in  $\pm 52$ :

$$P_{\text{COND}(\text{QL1})} = \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times I_{\text{OUT}}^2 \times R_{\text{DS, On}(\text{QL1})}$$
(52)

### 9.2.2.11 MOSFETs QH2 and QL2

The output side MOSFETs QH2 (Q4) and QL2 (Q3) see the output voltage of 48V and additional transient spikes at SW2 during switching. Therefore, QH2 and QL2 must be rated for 58V or more. The gate plateau voltages of the MOSFETs must be smaller than the minimum input voltage of the converter, otherwise, the MOSFETs may not fully enhance during start-up or overload conditions.

The power loss in QH2 in buck mode of operation is approximated by:

$$P_{\text{COND}(\text{QH2})} = I_{\text{OUT}}^2 \times R_{\text{DS}, \text{On}(\text{QH2})}$$
(53)

The power loss in QL2 in the boost mode of operation consists of both conduction and switching loss components given by:

$$P_{\text{COND}(\text{QL2})} = \left(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}\right) \times \left(I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)^2 \times R_{\text{DS, On}(\text{QL2})}$$
(54)

and, respectively:

$$P_{SW(QL2)} = \frac{1}{2} \times V_{OUT} \times \left( I_{OUT} \times \frac{V_{OUT}}{V_{IN}} \right) \times (t_r + t_f) \times f_{SW}$$
(55)

The rise ( $t_r$ ) and the fall ( $t_f$ ) times can be based on the MOSFET data sheet information or measured in the lab. Typically, a MOSFET with smaller  $R_{DSON}$  (lower conduction loss) has longer rise and fall times (larger switching loss).

The power loss in QH2 in the boost mode of operation is shown below:

$$P_{COND(QH2)} = \frac{V_{IN}}{V_{OUT}} \times \left( I_{OUT} \times \frac{V_{OUT}}{V_{IN}} \right)^2 \times R_{DS,On(QH2)}$$
(56)

### 9.2.2.12 Loop Compensation

This section presents the control loop compensation design procedure for the LM51772 buck-boost controller. The LM51772 operates mainly in buck or boost modes, separated by a transition region, and therefore, the control loop design is done for both buck and boost operating modes. Then, a final selection of compensation is made based on the mode that is more restrictive from a loop stability point of view. Typically, for a converter designed to go deep into both buck and boost operating regions, the boost compensation design is more restrictive due to the presence of a right half plane zero (RHPZ) in boost mode.

The boost power stage output pole location is given by:

$$f_{p1(boost)} = \frac{1}{2\pi} \left( \frac{2}{R_{OUT} \times C_{OUT}} \right) = 995 \text{ Hz}$$
(57)

where

•  $R_{OUT} = 5.0\Omega$  corresponds to the maximum load of 5.0A.

The boost power stage ESR zero location is given by:

$$f_{z1} = \frac{1}{2\pi} \left( \frac{1}{R_{ESR} \times C_{OUT}} \right) = 73.7 \text{ kHz}$$
 (58)

The boost power stage RHP zero location is given by:

$$f_{\rm RHP} = \frac{1}{2\pi} \left( \frac{R_{\rm OUT} \times (1 - D_{\rm MAX})^2}{L_1} \right) = 39.1 \, \rm kHz$$
(59)

where

• D<sub>MAX</sub> is the maximum duty cycle at the minimum V<sub>IN</sub>.

The buck power stage output pole location is given by:

$$f_{p1(buck)} = \frac{1}{2\pi} \left( \frac{1}{R_{OUT} \times C_{OUT}} \right) = 497 \text{ Hz}$$
(60)

The buck power stage ESR zero location is the same as the boost power stage ESR zero.

It is clear from  $\neq$  59 that RHP zero is the main factor limiting the achievable bandwidth. For a robust design, the crossover frequency must be less than 1/3 of the RHP zero frequency. Given the position of the RHP zero, a reasonable target bandwidth in boost operation is around 8kHz:

 $f_{bw} = 8 \text{ kHz}$ (61)

For some power stages, the boost RHP zero may not be as restrictive, which happens when the boost maximum duty cycle ( $D_{MAX}$ ) is small, or when a really small inductor is used. In those cases, compare the limits posed by the RHP zero ( $f_{RHP}$  / 3) with 1/20 of the switching frequency and use the smaller of the two values as the achievable bandwidth.

The compensation zero can be placed at 1.5 times the boost output pole frequency. Keep in mind that this locates the zero at three times the buck output pole frequency, which results in approximately 30 degrees of phase loss before crossover of the buck loop and 15 degrees of phase loss at intermediate frequencies for the boost loop:

$$f_{ZC} = 1.5 \text{ kHz}$$
 (62)

The compensation gain resistor, R<sub>c1</sub>, is calculated with:

$$R_{C1} = \frac{2\pi \times f_{bw}}{gm_{EA}} \times \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \times \frac{A_{CS} \times R_{CS} \times C_{OUT}}{1 - D_{MAX}} \times \frac{1}{\sqrt{1 + \left(\frac{f_{bw}}{f_{RHP}}\right)^2}} = 7.4 \text{ k}\Omega$$
(63)

### where

- $D_{MAX}$  is the maximum duty cycle at the minimum V<sub>IN</sub> in boost mode.
- A<sub>CS</sub> is the current sense amplifier gain: 10.

The compensation capacitor,  $C_{c1}$ , is then calculated from:

$$C_{C1} = \frac{1}{2\pi \times f_{ZC} \times R_{C1}} = 14.5 \text{nF}$$
(64)

The standard values of compensation components are selected to be  $R_{c1} = 7.32k\Omega$  and  $C_{c1} = 15nF$ .

A high frequency pole ( $f_{pc2}$ ) is placed using a capacitor ( $C_{c2}$ ) in parallel with  $R_{c1}$  and  $C_{c1}$ . Set the frequency of this pole at seven to ten times of  $f_{bw}$  to provide attenuation of switching ripple and noise on COMP while avoiding excessive phase loss at the crossover frequency. For a target  $f_{pc2}$  = 98kHz,  $C_{c2}$  is calculated using  $\neq 65$ :

$$C_{C2} = \frac{1}{2\pi \times f_{pC2} \times R_{C1}} = 263 \text{ pF}$$
(65)

Select a standard value of 270pF for  $C_{c2}$ . These values provide a good starting point for the compensation design. Each design must be tuned in the lab to achieve the desired balance between stability margin across the operating range and transient response time.





### 9.2.2.13 External Component Selection

Reference	Description	Part Number	Comment
R <sub>COMP</sub>	7.15kΩ		
C <sub>COMP1</sub>	12nF, 50V Ceramic Capacitor		
C <sub>COMP2</sub>	220pF, 50V Ceramic Capacitor		
C <sub>SS</sub>	20nF, 50V Ceramic Capacitor or 20nF, 80V Ceramic Capacitor		
R <sub>FB,top</sub>	82. 0kΩ	82. 0kΩ	
R <sub>FB,bot</sub>	4.3kΩ		
R <sub>nFLT</sub>	10kΩ		
CILIMCOMP	82kΩ		
C <sub>IN1</sub>	2 × 10µF, 100V Ceramic Capacitor	C3225X7R2A106K250AC	
C <sub>IN2</sub>	3× 27µF, 63V Aluminum Capacitor	A768KE276M1JLAE054	
M <sub>1</sub>	N-Channel 60V MOSFET, $R_{DS(on)}$ = 4.2m $\Omega$	ISZ034N06LM5ATMA1	
M <sub>2</sub>	N-Channel 60V MOSFET, $R_{DS(on)}$ = 4.2m $\Omega$	ISZ034N06LM5ATMA1	
M <sub>3</sub>	N-Channel 60V MOSFET, $R_{DS(on)}$ = 4.2m $\Omega$	ISZ034N06LM5ATMA1	
M4	N-Channel 60V MOSFET, $R_{DS(on)}$ = 4.2m $\Omega$	ISZ034N06LM5ATMA1	
R <sub>CS</sub>	2.5mΩ	2xKRL2012E-M-R005-F-T5	
L <sub>1</sub>	3.3μH, DCR = 5.7mΩ	XGL1060-332MEC	
C <sub>OUT1</sub>	6 × 10μF, 100V Ceramic Capacitor	C3225X7R2A106K250AC	
C <sub>OUT2</sub>	2 × 100µF, 63V Aluminum Capacitor	A768KE276M1JLAE054	
R <sub>ISNS</sub>	10mΩ	KRL2012E-C-R010-F-T05	
C <sub>BST1</sub>	0.1µF, 50V Ceramic Capacitor	GCM155R71H104KE02D	
C <sub>BST2</sub>	0.1µF, 50V Ceramic Capacitor	GCM155R71H104KE02D	
C <sub>VCC</sub>	22µF, 10V Ceramic Capacitor	GRT188R61A226ME13D	
R <sub>UVLO,top</sub>	75kΩ		
R <sub>UVLO,bot</sub>	12.4kΩ		
R <sub>SLOPE</sub>	5.1kΩ		
R <sub>CFG2</sub>	8.3kΩ		
R <sub>RT</sub>	51kΩ		

## 表 9-3. Components Example for Typical Application

## 9.2.3 Application Curves

 $R_{(COMP)}$  = 20k $\Omega$ ,  $C_{(COMP)}$  = 2.1nF,  $C_{(HF)}$  = 50pF unless otherwise noted

LM51772 JAJSRI9B – OCTOBER 2023 – REVISED JUNE 2024









TEXAS INSTRUMENTS www.ti.com/ja-jp

LM51772 JAJSRI9B – OCTOBER 2023 – REVISED JUNE 2024









# 9.3 Power Supply Recommendations

The LM51772 is designed to operate over a wide input voltage range. The characteristics of the input supply must be compatible with the *Absolute Maximum Ratings* and *Recommended Operating Conditions*. In addition, the input supply must be capable of delivering the required input current to the fully loaded regulator. Use  $\neq$  66 to estimate the average input current.

$$I_I = \frac{P_O}{V_I \eta} \tag{66}$$

where

η the efficiency.

If the device is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse effect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an under-damped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. One way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. An EMI input filter is often used in front of the controller power stage. Unless carefully designed, it can lead to instability as well as some of the previously mentioned affects.


### 9.4 Layout

#### 9.4.1 Layout Guidelines

#### 9.4.1.1 Power Stage Layout

Input capacitors, output capacitors, and MOSFETs are the constituent components of the power stage of the buck-boost regulator and are typically placed on the top side of the PCB. The benefits of convective heat transfer are maximized when leveraging any system-level airflow. In a two-sided PCB layout, small-signal components are typically placed on the bottom side. Insert at least one inner plane, connected to ground, to shield, and isolate the small-signal traces from noisy power traces.

The DC/DC regulator has several high-current loops. Minimize the area of these loops to suppress generated switching noise and optimize switching performance.

- The most important loop areas to minimize are the path from the input capacitors through the buck high-side and low-side MOSFETs, and back to the ground connection of the input capacitor and the path from the output capacitors through the boost high-side and low-side MOSFETs, and back to the ground connection of the output capacitor. Connect the negative terminal of the capacitor close to the source of the low-side MOSFETs (at ground). Similarly, connect the positive terminal of the capacitor or capacitors close to the drain of the high-side MOSFETs of both loops.
- In addition to these recommendation, follow any layout considerations of the MOSFETs as recommended by the MOSFET manufacturer, including pad geometry and solder paste stencil design.

#### 9.4.1.2 Gate Driver Layout

The LM51772 high-side and low-side gate drivers incorporate short propagation delays, frequency depended dead-time control, and low-impedance output stages capable of delivering large peak currents with very fast rise and fall times to facilitate rapid turn-on and turn-off transitions of the external power MOSFETs. Very high di/dt can cause unacceptable ringing if the trace lengths are not well controlled. Minimization of stray or parasitic gate loop inductance is key to optimizing gate drive switching performance, whether it be series gate inductance that resonates with MOSFET gate capacitance or common source inductance (common to gate and power loops) that provides a negative feedback component opposing the gate drive command, and thereby increasing MOSFET switching times.

Connections from the gate driver outputs, HO1 and HO2, to the respective gates of the high-side MOSFETs must be as short as possible to reduce series parasitic inductance. Route HO1 and HO2 and SW1 and SW2 gate traces as a differential pair from the device pin to the high-side MOSFET, taking advantage of flux cancellation by reducing the loop area.

Connections from gate driver outputs, LO1 and LO2, to the respective gates of the low-side MOSFETs must be as short as possible to reduce series parasitic inductance. Route LO1 and LO2, and PGND traces as a differential pair from the device pin to the low-side MOSFET, taking advantage of flux cancellation by reducing the loop area.

Minimize the current loop path from the VCC, HB1, and HB2 pins through their respective capacitors as these provide the high instantaneous current.



#### 9.4.1.3 Controller Layout

With the provision to locate the controller as close as possible to the power MOSFETs to minimize gate driver trace runs, the components related to the analog and feedback signals as well as current sensing are considered in the following:

- Separate power and signal traces, and use a ground plane to provide noise shielding.
- Place all sensitive analog traces and components related to COMP, FB, SLOPE, SS/ATRK, and RT away from high-voltage switching nodes such as the following to avoid mutual coupling:
  - SW1
  - SW2
  - HO1
  - HO2
  - LO1
  - LO2
  - HB1
  - HB2
- Use an internal layer or layers as ground plane or planes. Pay particular attention to shielding the feedback (FB) trace from power traces and components.
- Route the CSA and CSB and ISNSP and ISNSN traces as differential pairs to minimize noise pickup and use Kelvin connections to the applicable shunt resistor.
- Locate the upper and lower feedback resistors close to the FB pins, keeping the FB traces as short as possible. Route the trace from the upper feedback resistor or resistors to the output voltage sense point.
- Use a common ground node for power ground and a different one for analog ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.
- The HTSSOP package offers a means of removing heat from the semiconductor die through the exposed thermal pad at the base of the package. While the exposed pad of the package is not directly connected to any leads of the package, it is thermally connected to the substrate (ground) of the device. This connection allows a significant improvement in heat sinking, and it becomes imperative that the PCB is designed with thermal lands, thermal vias, and a ground plane to complete the heat removal subsystem.



## 9.4.2 Layout Example



図 9-26. LM51772 Simplified Top Layer Example

### 9.5 USB-PD Source with Power Path







#### 9.6 Parallel (Multiphase) Operation





資料に関するフィードバック(ご意見やお問い合わせ)を送信 113

### 9.7 Constant Current LED Driver







## 9.8 Wireless Charging Supply

2 9-30. Simplified Schematic of a Wireless Charging Supply



### 9.9 Bi-Directional Power Backup



図 9-31. Simplified Schematic for a DC/DC back-up



## **10 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jpのデバイス製品フォルダを開いてください。[通知]をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 10.3 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

### 10.4 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. WEBENCH<sup>®</sup> is a registered trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## **11 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Ch	Changes from Revision A (March 2024) to Revision B (June 2024)							
•	「事前情報」から「量産データ」に更新	1						



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンスデザインを含みます)、アプリケーショ ンや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性 および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否しま す。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種 規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM51772RHAR	ACTIVE	VQFN	RHA	40	4000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM51772	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **RHA 40**

6 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **RHA0040P**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RHA0040P**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view.



# RHA0040P

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated