


サーキット・ブレーカ、低電圧および過電圧保護機能付き、フォルト出力付き LM749x0-Q1 車載用理想ダイオード

1 特長

- 車載アプリケーション向けに AEC-Q100 認定済み
 - デバイス温度グレード 1:
 - 40°C~+125°Cの動作時周囲温度範囲
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能
- 3V~65V の入力範囲
- 最低 -65V までの逆入力保護
- 共通ドレイン構成で外付けのバック・ツー・バック N チャンネル MOSFET を駆動
- アノードからカソードへ 10.5mV の順方向電圧降下レギュレーションを行う理想ダイオード動作
- 低いスレッシュホールド (-10.5mV) と高速ターンオフ応答 (0.5μs) の逆電流検出
- 20mA のピーク・ゲート (DGATE) ターンオン電流
- 2.6A のピーク DGATE ターンオフ電流
- 可変過電流および短絡保護
- 精度 10% (IMON) のアナログ電流モニタ出力
- 可変過電圧および低電圧保護
- 低シャットダウン電流 (EN = Low): 2.5μA
- 6μA 電流のスリープ・モード (EN = High、SLEEP=Low)
- 適切な TVS ダイオードにより車載用 ISO7637 過渡要件に適合
- 省スペースの 24 ピン VQFN パッケージで供給

2 アプリケーション

- 車載用バッテリー保護
 - ADAS ドメイン・コントローラ
 - インフォテインメントおよびクラスタ
 - 車載オーディオ: 外部アンプ
- 冗長化電源用のアクティブ OR



代表的なアプリケーションの図


3 概要

LM749x0-Q1 理想ダイオード・コントローラは外付けのバック・ツー・バック N チャンネル MOSFET を駆動および制御して、電力パスの ON/OFF 制御と過電流および過電圧保護を備えた理想ダイオード整流器をエミュレートします。入力電源電圧範囲が 3V~65V と広いため、12V および 24V 車載用バッテリー駆動 ECU を保護および制御できます。このデバイスは最低 -65V の負の電源電圧に耐え、この電圧から負荷を保護できます。内蔵の理想ダイオード・コントローラ (DGATE) は第 1 の MOSFET を駆動し、逆入力保護および出力電圧保持用のショットキー・ダイオードを置き換えます。電力パスの第 2 の MOSFET により、過電流および過電圧が発生した場合に、HGATE 制御を使用して負荷の切断 (ON/OFF 制御) が可能です。このデバイスには電流センス・アンプが内蔵されており、可変過電流と短絡のスレッシュホールドにより高精度の電流監視を実現します。このデバイスには可変過電圧カットオフ保護機能があります。このデバイスにはスリープ・モードが搭載されており、非常に低い静止電流消費 (6μA) を実現すると同時に、車両が駐車状態のときは常時オンの負荷にリフレッシュ電流を供給します。LM749x0-Q1 の最高電圧定格は 65V です。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
LM74900-Q1	VQFN (24)	4.00mm × 4.00mm
LM74910-Q1		

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



過電流保護機能付きデバイスのスタートアップ



Table of Contents

1 特長	1	9.3 Feature Description.....	16
2 アプリケーション	1	10 Applications and Implementation	25
3 概要	1	10.1 Application Information.....	25
4 Revision History	2	10.2 Typical 12-V Reverse Battery Protection Application.....	25
5 Device Comparison Table	3	10.3 Addressing Automotive Input Reverse Battery Protection Topologies With LM749x0-Q1.....	36
6 Pin Configuration and Functions	3	10.4 Power Supply Recommendations.....	36
7 Specifications	5	10.5 Layout.....	38
7.1 Absolute Maximum Ratings.....	5	11 Device and Documentation Support	39
7.2 ESD Ratings.....	5	11.1 ドキュメントの更新通知を受け取る方法.....	39
7.3 Recommended Operating Conditions.....	5	11.2 サポート・リソース.....	39
7.4 Thermal Information.....	6	11.3 Trademarks.....	39
7.5 Electrical Characteristics.....	6	11.4 静電気放電に関する注意事項.....	39
7.6 スイッチング特性.....	8	11.5 用語集.....	39
7.7 Typical Characteristics.....	10	12 Mechanical, Packaging, and Orderable Information	39
8 Parameter Measurement Information	14		
9 Detailed Description	15		
9.1 Overview.....	15		
9.2 Functional Block Diagram.....	16		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Changes from Revision A (June 2023) to Revision B (July 2023)	Page
• 「パッケージ情報」の表から LM74900-Q1 のプレビューの注を削除.....	1
• 全体を通して細かい編集上の変更を追加.....	1

Changes from Revision * (December 2022) to Revision A (June 2023)	Page
• ステータスを「事前情報」から「量産データ」に変更	1

5 Device Comparison Table

Parameter	LM74900-Q1	LM74910-Q1
Charge pump strength	2.7 mA	4.2 mA

6 Pin Configuration and Functions



6-1. RGE Package, 24-Pin VQFN (Transparent Top View)

表 6-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
DGATE	1	O	Diode controller gate drive output. Connect to the GATE of the external MOSFET.
A	2	I	Anode of the ideal diode. Connect to the source of the external MOSFET.
SW	3	I	Voltage sensing disconnect switch terminal. VSNS and SW are internally connected through a switch. Use SW as the top connection of the battery sensing or OV resistor ladder network. When EN is pulled low, the switch is OFF disconnecting the resistor ladder from the battery line thereby cutting off the leakage current. If the internal disconnect switch between VSNS and SW is not used then short them together and connect to VS pin.
UVLO	4	I	Adjustable undervoltage threshold input. Connect a resistor ladder across SW to UVLO terminal to GND. When the voltage at UVLO goes below the undervoltage cut-off threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes above the UVLO falling threshold.
OV	5	I	Adjustable overvoltage threshold input. Connect a resistor ladder across SW to OV terminal. When the voltage at OVP exceeds the overvoltage cut-off threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes below the OVP falling threshold.
EN	6	I	EN input. Connect to VS pin for always ON operation. Can be driven externally from a microcontroller I/O. Pulling it low below $V_{(ENF)}$ makes the device enter into low Iq shutdown mode.
SLEEP	7	I	Active low SLEEP mode input. Can be driven from the microcontroller. When pulled low device enters into low power state with charge pump and gate drive turned off. Internal bypass switch provides output voltage with limited current capacity.
NC	8	—	No connect.

表 6-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
TMR	9	I	Fault timer input. A capacitor across TMR pin to GND sets the times for fault warning, fault turn off (FLT), and retry periods. Leave it open for fastest setting. Connect TMR to GND to disable overcurrent protection.
IMON	10	O	Analog current monitor output. This pin sources a scaled down ratio of current through the external current sense resistor R _{SNS} . A resistor from this pin to GND converts current to proportional voltage. If unused, leave it floating.
ILIM	11	I	Overcurrent detection setting. A resistor across ILIM to GND sets the overcurrent comparator threshold. Connect ILIM to GND if overcurrent protection feature is not desired.
FLT	12	O	Open drain fault output. FLT pin is pulled low in case of UVLO, OV, OCP, or SCP event.
GND	13	G	Connect to the system ground plane.
HGATE	14	O	GATE driver output for the HSFET. Connect to the GATE of the external FET.
OUT	15	I	Connect to the output rail (external MOSFET source).
SLEEP_OV	16	I	SLEEP mode overvoltage protection pin. Connect this pin to VS for overvoltage cut-off functionality. Connect to OUT for overvoltage clamp functionality.
NC	17	—	No connect.
ISCP	18	I	Short circuit detection threshold setting. Leave ISCP floating if short circuit protection is not desired. When ISCP is connected to CS+, device sets an internal fix threshold of 20 mV.
CS-	19	I	Current sense negative input.
CS+	20	I	Current sense positive input. Connect a TBD resistor across CS+ to the external current sense resistor.
NC	21	—	No connect.
VS	22	P	Input power supply to the IC. Connect VS to middle point of the common drain back to back MOSFET configuration. Connect a 100-nF capacitor across VS and GND pins.
CAP	23	O	Charge pump output. Connect a 100-nF capacitor across CAP and VS pins.
C	24	I	Cathode of the ideal diode. Connect to the drain of the external MOSFET.
RTN	Thermal Pad	—	Leave exposed pad floating. Do not connect to GND plane.

(1) I = input, O = output, I/O = input and output, P = power, G = ground

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input Pins	A to GND	-65	70	V
	VS, CS+, CS-, ISCP, OUT, SLEEP_OV to GND	-1	70	
	SW, C, EN, SLEEP, FLT, UVLO, OV to GND, $V_{(A)} > 0$ V	-0.3	70	
	SW, C, EN, SLEEP, FLT, UVLO, OV to GND, $V_{(A)} \leq 0$ V	$V_{(A)}$	$(70 + V_{(A)})$	
	RTN to GND	-65	0.3	
	I_{SW}, I_{FLT}	-1	10	mA
	TMR, ILIM	-0.3	5.5	V
	I_{EN}, I_{UVLO}, I_{OV} $V_{(A)} > 0$ V	-1		mA
I_{EN}, I_{UVLO}, I_{OV} $V_{(A)} \leq 0$ V	Internally limited			
Input Pins	ISCP, CS+ to CS-	-0.3	0.3	V
Output Pins	OUT to VS	-65	5	V
	CAP to VS	-0.3	15	V
	CAP to A	-0.3	85	
	DGATE to A	-0.3	15	
	FLT to GND	-0.3	70	
	IMON	-1	5.5	
	HGATE to OUT	-0.3	15	
Output to Input Pins	C to A	-5	85	
Operating junction temperature, T_j ⁽²⁾		-40	150	°C
Storage temperature, T_{stg}		-40	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

7.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
		Charged device model (CDM), per AEC Q100-011	Corner pins		±750
			Other pins		±500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
Input Pins	A to GND	-60		65	V
	VS, SW, CS+, CS-, ISCP to GND	0		65	V
	EN, UVLO, OV, SLEEP to GND	0		65	V
Output pins	FLT to GND	0		65	V
Output pins	IMON to GND	0		5	V

7.3 Recommended Operating Conditions (continued)

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
External Capacitance	CAP to A, VS to GND, A to GND	0.1			μF
External MOSFET max VGS rating	DGATE to A and HGATE to OUT	15			V
T _J	Operating Junction temperature ⁽²⁾	–40		150	°C

(1) Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM749x0-Q1	UNIT
		RGE (VQFN)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	44	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	38.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	21.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	21.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	5.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

T_J = –40°C to +125°C; typical values at T_J = 25°C, V_(A) = V_(OUT) = V_(VS) = 12 V, C_(CAP) = 0.1 μF, V_(EN), V_(SLEEP) = 2 V, over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY VOLTAGE						
V _(VS)	Operating input voltage	3		65	V	
V _(VS_PORR)	VS POR threshold, rising	2.4	2.6	2.9	V	
V _(VS_PORF)	VS POR threshold, falling	2.2	2.4	2.7	V	
I _(SHDN)	SHDN current, I _(GND)	V _(EN) = 0 V		2.5	5	μA
I _(SLEEP)	SLEEP mode current, I _(GND)	V _(EN) = 2 V, V _(SLEEP) = 0 V		5.5	10	μA
I _(Q)	Total System Quiescent current, I _(GND)	V _(EN) = 2 V		630	750	μA
		V _(A) = V _(VS) = 24 V, V _(EN) = 2 V		635	750	μA
I _(REV)	I _(A) leakage current during Reverse Polarity,	0 V ≤ V _(A) ≤ –65 V		–100	–35	μA
	I _(OUT) leakage current during Reverse Polarity			–1	–0.3	μA
ENABLE						
V _(ENF)	Enable rising threshold voltage	0.6	0.8	1.05	V	
V _(ENF)	Enable threshold voltage for low I _q shutdown, falling	0.41	0.7	0.98	V	
I _(EN)		0 V ≤ V _(EN) ≤ 65 V		55	200	nA

7.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical values at $T_J = 25^{\circ}\text{C}$, $V_{(A)} = V_{(OUT)} = V_{(VS)} = 12\text{ V}$, $C_{(CAP)} = 0.1\ \mu\text{F}$, $V_{(EN)}$, $V_{(SLEEP)} = 2\text{ V}$, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
UNDER VOLTAGE LOCKOUT COMPARATOR (SW, UVLO)						
$V_{(UVLOR)}$	UVLO threshold voltage, rising		0.585	0.6	0.63	V
$V_{(UVLOF)}$	UVLO threshold voltage, falling		0.533	0.55	0.573	V
$I_{(UVLO)}$		$0\text{ V} \leq V_{(UVLO)} \leq 5\text{ V}$		50	200	nA
OVER VOLTAGE PROTECTION AND BATTERY SENSING (SW, OV) INPUT						
$R_{(SW)}$	Battery sensing disconnect switch resistance	$3\text{ V} \leq V_{(A)} \leq 65\text{ V}$	10	22.5	46	Ω
$V_{(OVR)}$	Overvoltage threshold input, rising		0.585	0.6	0.63	V
$V_{(OVF)}$	Overvoltage threshold input, falling		0.533	0.55	0.573	V
$I_{(OV)}$	OV Input leakage current	$0\text{ V} \leq V_{(OV)} \leq 5\text{ V}$		50	200	nA
CURRENT SENSE AMPLIFIER						
$V_{(OFFSET)}$	Input referred offset ($V_{(SNS)}$ to $V_{(IMON)}$ scaling)	$R_{SET} = 50\Omega$, $R_{IMON} = 5\text{ k}\Omega$, $10\text{ k}\Omega$ (corresponds to $V_{(SNS)} = 6\text{ mV}$ to 30 mV) Gain of 45 and 90 respectively.	-2.1		2.1	mV
$V_{(GE_SET)}$	$V_{(SNS)}$ to $V_{(IMON)}$ scaling	$R_{SET} = 50\Omega$, $R_{IMON} = 5\text{ k}\Omega$, (corresponds to $V_{(SNS)} = 6\text{ mV}$ to 30 mV)	82	90	97	
$V_{(SNS_TH)}$	OCP comparator threshold, rising (ILIM)		1.08	1.22	1.32	
$V_{(SNS_TH)}$	OCP comparator threshold, falling (ILIM)		1.02	1.15	1.25	V
$I_{(SCP)}$	SCP Input Bias current	$V_{(ISCP)} = 12\text{ V}$	9.5	10.5	12	μA
$V_{(SNS_SCP)}$	SCP threshold	$R_{(ISCP)} = 0\Omega$ ($I_{(SCP)}$ connected to VS)	17.86	20	22.77	mV
$V_{(SNS_SCP)}$	SCP threshold	$R_{(ISCP)} = 1\text{ k}\Omega$ (external)		31		mV
$I_{(MON_ACC)}$	Current monitor output accuracy	$V_{(SENSE)} = 20\text{ mV}$	-12.5		12.5	%
FAULT						
$R_{(FLT)}$	FLT_I Pull-down resistance		11	25	60	Ω
$I_{(FLT)}$	FLT Input leakage current	$0\text{ V} \leq V_{(FLT)} \leq 20\text{ V}$	-100		400	nA
DELAY TIMER (TMR)						
$I_{(TMR_SRC_CB)}$	TMR source current		65	85	97	μA
$I_{(TMR_SRC_FLT)}$	TMR source current		1.94	2.7	3.4	μA
$I_{(TMR_SNK)}$	TMR sink current		2	2.7	3.15	μA
$V_{(TMR_OC)}$	Voltage at TMR pin for IWRN shut off		1.1	1.2	1.4	V
$V_{(TMR_FLT)}$	Voltage at TMR pin for IFLT triggering		1.04	1.1	1.2	V
$V_{(TMR_LOW)}$	Voltage at TMR pin for AR counter falling threshold		0.1	0.2	0.3	V
$N_{(A_R_Count)}$	Number of autoretry cycles			32		
CHARGE PUMP (CAP)						
$I_{(CAP)}$	Charge Pump source current (Charge pump on)	$V_{(CAP)} - V_{(A)} = 7\text{ V}$, $6\text{ V} \leq V_{(S)} \leq 65\text{ V}$	1.3	2.7		mA
		$V_{(CAP)} - V_{(A)} = 7\text{ V}$, $V_{(S)} = 65\text{ V}$, LM74910-Q1 Only	2.5	4.2		mA
$V_{(CAP)} - V_{(S)}$	Charge Pump Turn ON voltage		11	12.2	13.2	V
	Charge Pump Turnoff voltage		11.9	13.2	14.1	V

7.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical values at $T_J = 25^{\circ}\text{C}$, $V_{(A)} = V_{(OUT)} = V_{(VS)} = 12\text{ V}$, $C_{(CAP)} = 0.1\ \mu\text{F}$, $V_{(EN)}$, $V_{(SLEEP)} = 2\text{ V}$, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(CAP\ UVLO)}$	Charge Pump UVLO voltage threshold, rising		5.4	6.6	7.9	V
	Charge Pump UVLO voltage threshold, falling		4.4	5.5	6.6	V
IDEAL DIODE (A, C, DGATE)						
$V_{(A_PORR)}$	$V_{(A)}$ POR threshold, rising		2.2	2.45	2.7	V
$V_{(A_PORF)}$	$V_{(A)}$ POR threshold, falling		2	2.25	2.45	V
$V_{(AC_REG)}$	Regulated Forward $V_{(A)}-V_{(C)}$ Threshold		3.6	10.5	13.4	mV
$V_{(AC_REV)}$	$V_{(A)}-V_{(C)}$ Threshold for Fast Reverse Current Blocking		-16	-10.5	-5	mV
$V_{(AC_FWD)}$	$V_{(A)}-V_{(C)}$ Threshold for Reverse to Forward transition		150	177	200	mV
$V_{(DGATE)} - V_{(A)}$	Gate Drive Voltage	$3\text{ V} < V_{(S)} < 5\text{ V}$	7			V
		$5\text{ V} < V_{(S)} < 65\text{ V}$	9.2	11.5	14	V
$I_{(DGATE)}$	Peak Gate Source current	$V_{(A)} - V_{(C)} = 100\text{ mV}$, $V_{(DGATE)} - V_{(A)} = 1\text{ V}$		18.5		mA
	Peak Gate Sink current	$V_{(A)} - V_{(C)} = -12\text{ mV}$, $V_{(DGATE)} - V_{(A)} = 11\text{ V}$		2670		mA
	Regulation sink current	$V_{(A)} - V_{(C)} = 0\text{ V}$, $V_{(DGATE)} - V_{(A)} = 11\text{ V}$	5	13.5		μA
$I_{(C)}$	Cathode leakage Current	$V_{(A)} = -14\text{ V}$, $V_{(C)} = 12\text{ V}$	4	9	32	μA
HIGH SIDE CONTROLLER (HGATE, OUT)						
$V_{(HGATE)} - V_{(OUT)}$	Gate Drive Voltage	$3\text{ V} < V_{(S)} < 5\text{ V}$	7			V
		$5\text{ V} < V_{(S)} < 65\text{ V}$	10	11.1	14.5	V
$I_{(HGATE)}$	Source Current		39	55	75	μA
	Sink Current	$V_{(OV)} > V_{(OVR)}$	128	180		mA
SLEEP MODE						
$V_{(SLEEP\ R)}$	SLEEP high threshold voltage			0.85	1.05	V
$V_{(SLEEP\ F)}$	SLEEP threshold voltage for low I_q shutdown, falling		0.41	0.7		V
$I_{(SLEEP)}$	SLEEP input leakage current			100	160	nA
Overvoltage threshold	SLEEP mode overvoltage rising threshold	SLEEP=Low, EN=High	19.3	21.3	23	V
Overvoltage threshold	SLEEP mode overvoltage threshold	SLEEP=Low, EN=High	18.4	21	22.2	V
Overcurrent threshold	SLEEP mode overcurrent threshold (device Latch-off)		150	250	310	mA
$T_{(TSD)}$	SLEEP mode TSD Threshold, rising	SLEEP=Low, EN=High		155		$^{\circ}\text{C}$
$T_{(TSD\ hyst)}$	TSD Hysteresis	SLEEP=Low, EN=High		10		$^{\circ}\text{C}$

7.6 スイッチング特性

$T_J = -40^{\circ}\text{C} \sim +125^{\circ}\text{C}$, $T_J = 25^{\circ}\text{C}$, $V_{(A)} = V_{(OUT)} = V_{(VS)} = 12\text{ V}$, $C_{(CAP)} = 0.1\ \mu\text{F}$, $V_{(EN)}$, $V_{(SLEEP)} = 2\text{ V}$ の標準値、自由気流での動作温度範囲内 (特に記述のない限り)


パラメータ		テスト条件	最小値	代表値	最大値	単位
$t_{DGATE_OFF(dly)}$	逆電圧検出中の DGATE ターンオフ遅延	$V_{(A)} - V_{(C)} = +30\text{mV} \sim -100\text{mV} \sim$ $V_{(DGATE-A)} < 1\text{ V}$, $C_{(DGATE-A)} = 10\text{ nF}$		0.5	0.95	μs

7.6 スイッチング特性 (continued)


$T_J = -40^{\circ}\text{C} \sim +125^{\circ}\text{C}$, $T_J = 25^{\circ}\text{C}$, $V_{(A)} = V_{(OUT)} = V_{(VS)} = 12\text{V}$, $C_{(CAP)} = 0.1\mu\text{F}$, $V_{(EN)}$, $V_{(SLEEP)} = 2\text{V}$ の標準値、自由気流での動作温度範囲内 (特に記述のない限り)

パラメータ		テスト条件	最小値	代表値	最大値	単位
$t_{\text{DGATE_ON(dly)}}$	順方向電圧検出時の DGATE ターンオン遅延	$V_{(A)} - V_{(C)} = -20\text{mV} \sim +700\text{mV} \sim$ $V_{(\text{DGATE-A})} > 5\text{V}$, $C_{(\text{DGATE-A})} = 10\text{nF}$ 、 LM74900-Q1 のみ		2	3.8	μs
$t_{\text{DGATE_ON(dly)}}$	順方向電圧検出時の DGATE ターンオン遅延	$V_{(A)} - V_{(C)} = -20\text{mV} \sim +700\text{mV} \sim$ $V_{(\text{DGATE-A})} > 5\text{V}$, $C_{(\text{DGATE-A})} = 10\text{nF}$ 、 LM74910-Q1 のみ		0.75	1.6	μs
$t_{\text{EN(dly_DGATE)}}$	EN 中の DGATE ターンオン遅延	$\text{EN} \uparrow \sim V_{(\text{DGATE-A})} > 5\text{V}$, $C_{(\text{DGATE-A})} = 10\text{nF}$		180	270	μs
$t_{\text{UVLO_OFF(deg_HGATE)}}$	UVLO 中の HGATE ターンオフ・グリッチ除去	UVLO $\downarrow \sim$ HGATE \downarrow		5	7	μs
$t_{\text{UVLO_ON(deg_HGATE)}}$	UVLO 中の HGATE ターンオン・グリッチ除去	UVLO $\uparrow \sim$ HGATE \uparrow		8.5		μs
$t_{\text{OVP_OFF(deg_HGATE)}}$	OV 中の HGATE ターンオフ・グリッチ除去	OV $\uparrow \sim$ HGATE \downarrow		4	7	μs
$t_{\text{OVP_ON(deg_HGATE)}}$	OV 中の HGATE ターンオン・グリッチ除去	OV $\downarrow \sim$ HGATE \uparrow		9		μs
$t_{\text{SCP_DLY}}$	短絡保護のターンオフ遅延	$(V_{\text{ISCP}} - V_{\text{CS-}}) = 0\text{mV} \sim 100\text{mV}$ HGATE \downarrow 、 $C_{\text{GS}} = 4.7\text{nF}$		3	5.5	μs
$t_{\text{OCP_TMR_DLY}}$	過電流保護ターンオフ遅延	$(V_{\text{CS+}} - V_{\text{CS-}}) \uparrow$ HGATE \downarrow 、 $C_{\text{TMR}} = 50\text{pF}$		35		μs
	過電流保護ターンオフ遅延	$(V_{\text{CS+}} - V_{\text{CS-}}) \uparrow$ HGATE \downarrow 、 $C_{\text{TMR}} = 10\text{nF}$		190		μs
$t_{\text{AUTO_RETRY_DLY}}$	過電流 / 短絡保護の自動再試行遅延	$(V_{\text{CS+}} - V_{\text{CS-}}) \downarrow$ HGATE \uparrow 、 $C_{\text{TMR}} = 50\text{pF}$		1.5		ms
	過電流 / 短絡保護の自動再試行遅延	$(V_{\text{CS+}} - V_{\text{CS-}}) \downarrow$ HGATE \uparrow 、 $C_{\text{TMR}} = 10\text{nF}$		230		ms
$t_{\text{FLT_ASSERT}}$	フォルト・アサート遅延	$(V_{\text{CS+}} - V_{\text{CS-}}) \uparrow$ $\overline{\text{FLT}} \downarrow$ 、 $C_{\text{TMR}} = 50\text{pF}$		35		μs
	フォルト・アサート遅延	OV $\uparrow \sim$ $\overline{\text{FLT}} \downarrow$		3		μs
$t_{\text{FLT_DE-ASSERT}}$	フォルト・デアサート遅延			4		μs
$t_{\text{SLEEP_OCP_LATCH}}$	スリープ OCP ラッチ遅延			3.5	7.5	μs
$t_{\text{SLEEP_MODE}}$	スリープ・モード・エントリ遅延	SLEEP=Low, EN=High		95		μs
t_{OVCLAMP}	OV クランプの応答遅延			3.5		μs


7.7 Typical Characteristics




7-1. Operating Quiescent Current vs Supply Voltage




7-2. Shutdown Current vs Supply Voltage




7-3. SLEEP Mode Current vs Supply Voltage



7-4. Charge Pump Current vs Supply Voltage at CAP – VS ≥ 6 V (LM74900-Q1)




7-5. Charge Pump Current vs Supply Voltage at CAP – VS ≥ 6 V (LM74910-Q1)




7-6. Charge Pump V-I Characteristics at VS ≥ 12 V (LM74900-Q1)


7.7 Typical Characteristics (continued)




7-7. Charge Pump V-I Characteristics at VS ≥ 12 V (LM74910-Q1)




7-8. DGATE Drive Voltage vs Supply Voltage




7-9. HGATE Drive Voltage vs Supply Voltage



7-10. ANODE Leakage Current vs Reverse ANODE Voltage




7-11. UVLO Thresholds vs Temperature




7-12. OVP Thresholds vs Temperature


7.7 Typical Characteristics (continued)




7-13. Charge Pump UVLO Threshold vs Temperature




7-14. ISCP to CS- Threshold vs Temperature




7-15. ISCP Bias Current vs Temperature



7-16. VA POR Threshold vs Temperature



7-17. VS POR Threshold vs Temperature



7-18. DGATE Turn OFF Delay

7.7 Typical Characteristics (continued)




FIG 7-19. DGATE Turn On Delay During Forward Conduction




FIG 7-20. HGATE Turn OFF Delay During OV




FIG 7-21. HGATE Turn OFF Delay During SCP




FIG 7-22. Current Monitor Output vs Sense Voltage ($R_{IMON} = 5k\Omega$, $R_{SET} = 50\Omega$)

8 Parameter Measurement Information




图 8-1. Timing Waveforms

9 Detailed Description

9.1 Overview

The LM749x0-Q1 family of ideal diode controllers drive back-to-back external N-Channel MOSFETs to realize low-loss power path protection with circuit breaker, undervoltage, and overvoltage protection functionality.


The wide input supply of 3 V to 65 V allows protection and control of 12-V and 24-V automotive battery powered ECUs. The device can withstand and protect the loads from negative supply voltages down to –65 V. An integrated ideal diode controller (DGATE) drives the first MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. With a second MOSFET in the power path the device allows load disconnect (ON/OFF control) and overvoltage protection using HGATE control. The device features an adjustable overvoltage cut-off protection feature. With common drain configuration of the power MOSFETs, the mid-point can be utilized for OR-ing designs using another ideal diode. The LM749x0-Q1 has a maximum voltage rating of 65 V.

The device has accurate current sensing output (IMON) with typical accuracy of ($\pm 10\%$) enabling systems for energy management. It has integrated two level overcurrent protection with circuit breaker functionality (TMR) and fault ($\overline{\text{FLT}}$) output with complete adjustability of thresholds and response time. Auto-retry and latch-off fault behavior can be configured.

The device offers adjustable overvoltage and undervoltage protection, providing robust load disconnect in case of voltage transient events.

LM749x0-Q1 features two different low power modes based on status of EN and $\overline{\text{SLEEP}}$ pin. In SLEEP mode ($\overline{\text{SLEEP}}$ = Low, EN = High) the device consumes only 6- μA current by turning off both the external MOSFET gate drives and internal charge pump but at the same time providing internal bypass path to power up always ON loads with limited current capacity. With the enable pin low, device enters into ultra-low-power mode by completely cutting off loads with typical current consumption of 2.87 μA . The high voltage rating of LM749x0-Q1 helps to simplify the system designs for automotive ISO7637 protection. The LM749x0-Q1 is also suitable for ORing and priority power MUX applications.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Charge Pump

The charge pump supplies the voltage necessary to drive the external N-channel MOSFET. An external charge pump capacitor is placed between CAP and VS pins to provide energy to turn on the external MOSFET. In order for the charge pump to supply current to the external capacitor, the EN and SLEEP pin voltage must be above the specified input high threshold. When enabled the charge pump sources a charging current of 2.7-mA typical. If EN and SLEEP pin is pulled low, then the charge pump remains disabled. To ensure that the external MOSFET can be driven above its specified threshold voltage, the CAP to VS voltage must be above the undervoltage lockout threshold, typically 6.6 V, before the internal gate driver is enabled. Use [Equation 1](#) to calculate the initial gate driver enable delay.

$$T_{(DRV_EN)} = 175 \mu\text{s} + \frac{C_{(CAP)} \times V_{(CAP_UVLOR)}}{2.7 \text{ mA}} \quad (1)$$

where

- $C_{(CAP)}$ is the charge pump capacitance connected across VS and CAP pins
- $V_{(CAP_UVLOR)} = 6.6 \text{ V}$ (typical)

To remove any chatter on the gate drive approximately 1 V of hysteresis is added to the VCAP undervoltage lockout. The charge pump remains enabled until the CAP to VS voltage reaches 13.2 V, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the CAP to VS voltage is below to 12.2 V typically at which point the charge pump is enabled. The voltage

between CAP and VS continue to charge and discharge between 12.2 V and 13.2 V as shown in [Figure 9-1](#). By enabling and disabling the charge pump, the operating quiescent current of the LM749x0-Q1 is reduced. When the charge pump is disabled it sinks 15 μ A.




Figure 9-1. Charge Pump Operation

9.3.2 Dual Gate Control (DGATE, HGATE)

The LM749x0-Q1 features two separate gate control and driver outputs i.e DGATE and HGATE to drive back to back N-channel MOSFETs.

9.3.2.1 Reverse Battery Protection (A, C, DGATE)

A, C, DGATE comprises of Ideal Diode stage. Connect the Source of the external MOSFET to A, Drain to C and Gate to DGATE. The LM749x0-Q1 has integrated reverse input protection down to -65 V.

Before the DGATE driver is enabled, following conditions must be achieved:

- The EN and $\overline{\text{SLEEP}}$ pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at A pin must be greater than VA POR Rising threshold.
- Voltage at VS pin must be greater than Vs POR Rising threshold.

If the above conditions are not achieved, then the DGATE pin is internally connected to the A pin, assuring that the external MOSFET is disabled.

In LM749x0-Q1 the voltage drop across the MOSFET is continuously monitored between the A and C pins, and the DGATE to A voltage is adjusted as needed to regulate the forward voltage drop at 10.5 mV (typ). This closed loop regulation scheme enables graceful turn off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. This scheme ensures robust performance during slow input voltage ramp down tests. Along with the linear regulation amplifier scheme, the LM749x0-Q1 also integrates a fast reverse voltage comparator. When the voltage drop across A and C reaches V_(AC_REV) threshold then the DGATE goes low within 0.5- μ s (typ). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits V_(AC_FWD) threshold within 2.8 μ s (typ).

9.3.2.2 Load Disconnect Switch Control (HGATE, OUT)

HGATE and OUT comprises of Load disconnect switch control stage. Connect the Source of the external MOSFET to OUT and Gate to HGATE.

Before the HGATE driver is enabled, following conditions must be achieved:

- The EN and $\overline{\text{SLEEP}}$ pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at VS pin must be greater than Vs POR Rising threshold.

If the above conditions are not achieved, then the HGATE pin is internally connected to the OUT pin, assuring that the external MOSFET is disabled.

For Inrush Current limiting, connect C_{dVdT} capacitor and R_1 as shown in [Figure 9-2](#).




Figure 9-2. Inrush Current Limiting

The C_{dVdT} capacitor is required for slowing down the HGATE voltage ramp during power up for inrush current limiting. Use [Equation 2](#) to calculate C_{dVdT} capacitance value .

$$C_{(dVdT)} = C_{OUT} \times \frac{I_{(HGATE_DRV)}}{I_{INRUSH}} \quad (2)$$

where I_{HATE_DRV} is 55 μA (typ), I_{INRUSH} is the inrush current and C_{OUT} is the output load capacitance. An extra resistor, R_1 , in series with the C_{dVdT} capacitor improves the turn off time.

9.3.3 Overcurrent Protection (CS+, CS-, ILIM, IMON, TMR)

LM749x0 has two level overcurrent protection. The device senses the voltage across the external current sense resistor through CS+ and CS-.

9.3.3.1 Pulse Overload Protection, Circuit Breaker

LM749x0-Q1 provides programmable overcurrent threshold setting by means of resistor (R_{LIM}) connected from I_{LIM} pin to GND.

$$R_{(LIM)} = \frac{12 \times R_{SET}}{R_{SENSE} \times I_{LIM}} \quad (3)$$

where

- R_{SET} is the resistor connected across CS+ and VS
- R_{SNS} is the current sense resistor
- I_{LIM} is the overcurrent level

The C_{TMR} programs the circuit breaker and auto-retry time. Once the voltage across CS+ and CS– exceeds the set point, the C_{TMR} starts charging with 85- μ A pull up current. Once the C_{TMR} charges to V_{TMR_FLT} , FLT asserts low providing warning on impending FET turn OFF. Once C_{TMR} charges to V_{TMR_OC} , HGATE is pulled to OUT turning OFF the HFET. After this event, the auto-retry behavior starts. The C_{TMR} capacitor starts discharging with 2.7- μ A pull down current. Once the voltage reaches V_{TMR_Low} level, the capacitor starts charging with 2.7- μ A pull up. After 32 charging/discharging cycles of C_{TMR} , the FET turns ON and FLT de-asserts after de-assertion delay.

$$T_{(OC)} = 1.2 \times \frac{C_{TMR}}{82.3 \mu A} \quad (4)$$

where


- T_{OC} is the delay to turn OFF the FET
- C_{TMR} is the capacitance across TMR to GND

The auto-retry time can be computed as


$$T_{RETRY} = 22.7 \times 10^6 \times C_{TMR} \quad (5)$$

If the overcurrent pulse duration is below T_{OC} then the FET remains ON and C_{TMR} gets discharged using internal pull down switch.

When not used, ILIM is connected to ground while TMR can be left floating.



9-3. LM749x0 Auto Retry TIMER Functionality




9-4. Overcurrent Protection With Auto Retry Timing Diagram

If the overcurrent pulse duration is below T_{OC} then the HFET remains ON and C_{TMR} gets discharged using internal pull down switch.

9.3.3.2 Overcurrent Protection With Latch-Off

With about a 100-kΩ resistor across C_{TMR} as shown in figure, overcurrent latch-off functionality can be achieved. With this resistor, during the charging cycle the voltage across C_{TMR} gets clamped to a level below V_{TMR_OC} resulting in a latch-off behavior.



9-5. LM749x0 Overcurrent Protection With Latch

Toggle EN (below ENF) or power cycle V_s below V_{SPORF} to reset the latch. At low edge, the timer counter is reset and C_{TMR} is discharged.




图 9-6. Overcurrent Protection With Latch Timing Diagram

9.3.3.3 Short Circuit Protection (ISCP)

LM749x0-Q1 offers fast response to any short circuit events with the short circuit protection feature. Once the voltage across CS+ and CS– exceeds the ISCP set point of 20-mV typical (default threshold), HGATE is pulled to OUT within 5 μs protecting the HFET. $\overline{\text{FLT}}$ asserts low at the same time. Subsequent to this event, the charge/discharge cycles of C_{TMR} starts similar to the behavior post FET OFF event in circuit breaker operation.

Short circuit protection threshold can be increased using an external series resistor (R_{ISCP}) from ISCP pin to common drain point. The shift in the short circuit protection threshold can be calculated using 式 6.

$$V_{\text{SNS_SCP}} = (10.5 \mu\text{A} \times R_{\text{ISCP}}) + 20 \text{ mV} \quad (6)$$

An additional deglitch filter consisting of R_{SCP} and C_{SCP} can be added from ISCP pin to CS– pin as shown in 图 9-7 to avoid any false short circuit trigger in case of fast automotive transients such as Input Micro cuts (LV124, E-10), AC superimpose (LV124, E-06), ISO7637-2 Pulse 2A.




图 9-7. Short Circuit Protection With Deglitch Filter

Latch off can also be achieved in a similar way as explained in the circuit breaker section.

9.3.3.4 Analog Current Monitor Output (IMON)

LM749x0 features an analog load current monitor output (IMON) with adjustable gain. The resistor connected from IMON pin to ground sets the current monitor output voltage given by 式 7.

$$V_{IMON} = \frac{0.9 \times V_{SENSE} \times R_{IMON}}{R_{SET}} \quad (7)$$





图 9-8. Analog Current Monitoring

9.3.4 Undervoltage Protection, Overvoltage Protection, and Battery Voltage Sensing (UVLO, OV, SW)

Connect a resistor ladder as shown in 图 9-9 for overvoltage threshold programming.



9-9. Programming Overvoltage Threshold and Battery Sensing

A disconnect switch is integrated between A and SW pins. This switch is turned OFF when EN or $\overline{\text{SLEEP}}$ pin is pulled low. This helps to reduce the leakage current through the resistor divider network during system shutdown state (IGN_OFF state).

When undervoltage functionality is not required then it is recommended to connect UVLO pin to EN or VS. It is recommended to connect OV pin to ground when overvoltage protection feature is not used.

9.3.5 Low IQ SLEEP Mode ($\overline{\text{SLEEP}}$)

LM749x0-Q1 supports low IQ SLEEP mode operation. This mode can be enabled by pulling $\overline{\text{SLEEP}}$ pin low (EN = High). In SLEEP mode, device turns off internal charge pump, SW switch and disables DGATE and HGATE drive thus achieving low current consumption of 6- μA typical. However at the same time device power up always on loads connected on OUT pin through an internal low power MOSFET with typical on resistance of 7 Ω . In this mode device can support peak load current of 100 mA. As load is increased, voltage drop across internal MOSFET increases. Device offers overcurrent protection during sleep mode with typical overcurrent threshold of 250 mA. In case of overcurrent event during sleep mode, device protects internal FET by disconnecting the internal MOSFET switch and latching off the device. As an additional layer of protection, device also features thermal shutdown with latch off feature in SLEEP mode in case of any overheating of the device in SLEEP mode. To put the device out of the latch mode user has to toggle the $\overline{\text{SLEEP}}$ or EN pin.

In SLEEP mode LM749x0-Q1 offers protection against input overvoltage events. Device can be configured in either overvoltage cut-off ($\overline{\text{SLEEP_OV}}$ connected to C) or overvoltage clamp mode ($\overline{\text{SLEEP_OV}}$ connected to VOUT) with default overvoltage threshold of 21-V typical.

If SLEEP mode feature is not required then $\overline{\text{SLEEP}}$ pin should be tied to EN. When not used $\overline{\text{SLEEP_OV}}$ pin can be left floating.




FIG 9-10. LM749x0-Q1 SLEEP Mode Operation

A higher overvoltage threshold for SLEEP mode can be achieved by adding an external Zener diode between SLEEP_OV pin to OUT/C as shown in FIG 9-11. This feature is useful while configuring overvoltage threshold for 24-V or 48-V powered systems.




FIG 9-11. Increasing SLEEP_OV Threshold Using an External Zener Diode

9.3.6 Ultra Low IQ Shutdown (EN)

The enable pin allows for the gate driver to be either enabled or disabled by an external signal. If the EN pin voltage is greater than the rising threshold, the gate driver and charge pump operates as described in [Charge Pump](#). If EN pin voltage is less than the input low threshold, $V_{(ENF)}$, the charge pump and both the gate drivers (DGATE and HGATE) are disabled placing the LM749x0-Q1 in shutdown mode with ultra-low-current consumption of 3 μ A. The EN pin can withstand a maximum voltage of 65 V. For always ON operation, connect EN pin to VS.

10 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

LM749x0-Q1 controls two N-channel power MOSFETs with DGATE used to control diode MOSFET to emulate an ideal diode and HGATE controlling second MOSFET for power path cut-off when disabled or during an overcurrent, overvoltage, undervoltage events. HGATE controlled MOSFET can be used to clamp the output during overvoltage or load dump conditions. LM749x0-Q1 can be placed into low quiescent current mode using EN or SLEEP, where both DGATE and HGATE are turned OFF.

The device has a separate supply input pin (VS). The charge pump is derived from this supply input. With the separate supply input provision and separate GATE control architecture, the LM749x0-Q1 device drives back to back connected MOSFET in common drain topology thus enabling various system architectures such as power supply ORing and Power supply priority MUX applications. With these various topologies, the system designers can design the front-end power system to meet various system design requirements.

10.2 Typical 12-V Reverse Battery Protection Application

A typical application circuit of LM749x0-Q1 configured in **common-drain topology** to provide reverse battery protection with overvoltage protection is shown in [Figure 10-1](#).




Figure 10-1. Typical Application Circuit – 12-V Reverse Battery Protection, Overcurrent Protection, and Overvoltage Protection

10.2.1 Design Requirements for 12-V Battery Protection

The system design requirements are listed in [Table 10-1](#).

表 10-1. Design Parameters – 12-V Reverse Battery Protection, Overcurrent Protection, and Overvoltage Protection

DESIGN PARAMETER	EXAMPLE VALUE
Operating input voltage range	12-V battery, 12-V nominal with 3.2-V cold crank and 35-V load dump
Output power	50 W
Output current range	4-A nominal, 5-A maximum
Input capacitance	0.1- μ F minimum
Output capacitance	0.1- μ F minimum, (optional 100 μ F for E-10 functional class A performance)
Short circuit current limit	20 A
Overcurrent limit	10 A
Overvoltage cut-off	37.0 V, output cut-off > 37.0 V
Automotive Transient Immunity Compliance	ISO 7637-2, ISO 16750-2 and LV124

10.2.2 Automotive Reverse Battery Protection

The LM749x0-Q1 feature two separate gate control and driver outputs i.e DGATE and HGATE to drive back to back N-channel MOSFETs. This enables LM749x0-Q1 to provide comprehensive immunity with robust system protection during various automotive transient tests as per ISO 7637-2 and ISO 16750-2 standard as well as other automotive OEM standards. For more information, see the [Automotive EMC-compliant reverse-battery protection with ideal-diode controllers](#) article.


LM749x0-Q1 gate drive output DGATE controls MOSFET Q1 to provide reverse battery protection and true reverse current blocking functionality. HGATE controls MOSFET Q2 to turn off the power path during input overvoltage condition. Resistor network R1, R2 and R3, R4 connected from SW pin to ground can be configured for undervoltage and overvoltage protection. Bi-directional TVS D1 clamps the automotive transient input voltages on the 12-V battery, both positive and negative transients, to voltage levels safe for MOSFET Q1 and LM749x0-Q1.

Fast reverse current blocking response and quick reverse recovery enables LM749x0-Q1 to turn ON/OFF MOSFET Q1 during AC super imposed input specified by ISO 16750-2 and LV124 E-06 and provide active rectification of the AC input superimposed on DC battery voltage. Fast reverse current blocking response of LM749x0-Q1 helps to turn off MOSFET Q1 during negative transients inputs such as –150-V 2-ms Pulse 1 specified in ISO 7637-2 and input micro short conditions such as LV124 E-10 test.

10.2.2.1 Input Transient Protection: ISO 7637-2 Pulse 1

ISO 7637-2 Pulse 1 specifies negative transient immunity of electronic modules connected in parallel with an inductive load when the battery is disconnected. A typical pulse 1 specified in ISO 7637-2 starts with battery disconnection where supply voltage collapses to 0 V followed by –150 V 2 ms applied with a source impedance of 10 Ω at a slew rate of 1 μ s on the supply input. LM749x0-Q1 blocks reverse current and prevents the output voltage from swinging negative, protecting the rest of the electronic circuits from damage due to negative transient voltage. MOSFET Q1 is quickly turned off within 0.5 μ s by fast reverse comparator of LM749x0-Q1. A single bi-directional TVS is required at the input to clamp the negative transient pulse within the operating maximum voltage across cathode to anode of 85 V and does not violate the MOSFET Q1 drain-source breakdown voltage rating.


ISO 7637-2 Pulse 1 performance of LM749x0-Q1 is shown in [Figure 10-2](#).




10-2. ISO 7637-2 Pulse 1

10.2.2.2 AC Super Imposed Input Rectification: ISO 16750-2 and LV124 E-06

Alternators are used to power the automotive electrical system and charge the battery during normal runtime of the vehicle. Rectified alternator output contains residual AC ripple voltage superimposed on the DC battery voltage due to various reasons which includes engine speed variation, regulator duty cycle with field switching ON/OFF and electrical load variations. On a 12-V battery supply, alternator output voltage is regulated by a voltage regulator between 14.5 V to 12.5 V by controlling the field current of alternator's rotor. All electronic modules are tested for proper operation with superimposed AC ripple on the DC battery voltage. AC super imposed test specified in ISO 16750-2 and LV124 E-06 requires AC ripple of 2-V peak-peak on a 13.5-V DC battery voltage, swept from 15 Hz to 30 kHz. LM74900-Q1 rectifies the AC superimposed voltage by turning the MOSFET Q1 OFF quickly to cut-off reverse current and turning the MOSFET Q1 ON quickly during forward conduction. Active rectification of 2-V peak-peak 30-kHz AC input by LM749x0-Q1 is shown in [Figure 10-3](#). LM74910-Q1 has higher DGATE strength and is capable of achieving active rectification at AC superimpose frequency of 200-kHz as shown in [10-4](#). Fast turn off and quick turn ON of the MOSFET reduces power dissipation in the MOSFET Q1 and active rectification reduces power dissipation in the output hold-up capacitor's ESR by half.



10-3. AC Super Imposed Test – 2-V Peak-Peak 30 kHz




10-4. AC Super Imposed Test – 2-V Peak-Peak 200 kHz (LM74910-Q1)

10.2.2.3 Input Micro-Short Protection: LV124 E-10

E-10 test specified in LV124 standard checks for immunity of electronic modules to short interruptions in power supply input due to contact issues or relay bounce. During this test (case 2), micro-short is applied on the input for a duration as low as 10 μ s to several ms. For a functional pass status A, electronic modules are required to run uninterrupted during the E-10 test (case 2) with 100- μ s duration. Dual-Gate drive architecture of LM749x0-Q1, DGATE and HGATE, enables to achieve a functional pass status A with optimum hold up capacitance on the output when compared to a single gate drive controller. When input micro-short is applied for 100 μ s, LM749x0-Q1 quickly turns off MOSFET Q1 by shorting DGATE to ANODE (source of MOSFET) within 0.5 μ s to prevent the output from discharging and the HGATE remains ON keeping MOSFET Q2 ON, enabling fast recovery after the input short is removed.

Performance of LM749x0-Q1 during E10 input power supply interruption test case 2 is shown in Figure 10-4. After the input short is removed, input voltage recovers and VAC voltage crosses forward turn on threshold (V_{AC_FWD}), MOSFET Q1 is turned back ON quickly. Note that dual-gate drive topology allows MOSFET Q2 to remain ON during the test and helps in restoring the input power faster. Output voltage remains unperturbed during the entire duration, achieving functional status A.



 **10-5. Input Micro-Short – LV124 E10 TC 2 100 μs**

10.2.3 Detailed Design Procedure

10.2.3.1 Design Considerations

表 10-1 summarizes the design parameters that must be known for designing an automotive reverse battery protection circuit with overvoltage cut-off. During power up, inrush current through MOSFET Q2 needs to be limited so that the MOSFET operates well within its SOA. Maximum load current, maximum ambient temperature and thermal properties of the PCB determine the $R_{DS(ON)}$ of the MOSFET Q2 and maximum operating voltage determines the voltage rating of the MOSFET Q2. Selection of MOSFET Q1 is determined mainly by the maximum operating load current, maximum ambient temperature, maximum frequency of AC super imposed voltage ripple and ISO 7637-2 pulse 1 requirements. overvoltage threshold is decided based on the rating of downstream DC/DC converter or other components after the reverse battery protection circuit. A single bi-directional TVS or two back-back uni-directional TVS are required to clamp input transients to a safe operating level for the MOSFETs Q1, Q2 and LM749x0-Q1.

10.2.3.2 Charge Pump Capacitance VCAP

Minimum required capacitance for charge pump VCAP is based on input capacitance of the MOSFET Q1, $C_{ISS(MOSFET_Q1)}$ and input capacitance of Q2 $C_{ISS(MOSFET)}$.

Charge Pump VCAP: Minimum 0.1 μF is required; recommended value of VCAP (μF) $\geq 10 \times (C_{ISS(MOSFET_Q1)} + C_{ISS(MOSFET_Q2)})$ (μF)

10.2.3.3 Input and Output Capacitance

A minimum input capacitance C_{IN} of 0.1 μF and output capacitance C_{OUT} of 0.1 μF is recommended.

10.2.3.4 Hold-Up Capacitance

Usually bulk capacitors are placed on the output due to various reasons such as uninterrupted operation during power interruption or micro-short at the input, hold-up requirements for doing a memory dump before turning of the module and filtering requirements as well. This design considers minimum bulk capacitors requirements for meeting functional status "A" during LV124 E10 test case 2 100- μs input interruption. To achieve functional pass status A, acceptable voltage droop in the output of LM74900-Q1 is based on the UVLO settings of downstream DC-DC converters. For this design, drop from 12 V to 6.5 V in output voltage for 100 μs is considered (assuming downstream converter with 5-V output) and the minimum hold-up capacitance required is calculated by

$$C_{\text{HOLD_UP_MIN}} = \frac{I_{\text{LOAD}} \times 100 \mu\text{s}}{\Delta V_{\text{OUT}}} \quad (8)$$

Minimum hold-up capacitance required for 5.5-V drop in 100 μs is 100 μF . Note that the typical application circuit shows the hold-up capacitor as optional because not all designs require hold-up capacitance.

10.2.3.5 Selection of Current Sense Resistor, R_{SNS}

LM749x0-Q1 has integrated short circuit detection comparator with default sense threshold of 20 mV. For this application, short circuit limit is set to 20 A. The sense resistor value based on short circuit comparator can be calculated by 式 9.

$$R_{\text{SENSE}} = \frac{V_{\text{SENSE}}}{I_{\text{SCP}}} \quad (9)$$

Select a 1-m Ω resistor with 1% tolerance to set short circuit protection limit of 20 A.

10.2.3.6 Selection of Scaling Resistor (R_{SET}) and Short-Circuit Protection Setting Resistor (R_{SCP})

R_{SET} is the resistor connected between VS and CS+ pins. This resistor scales the overcurrent protection threshold voltage and coordinates with R_{ILIM} and R_{IMON} to determine the overcurrent protection threshold and current monitoring output. The recommended range of RSET is 50 Ω to 100 Ω . RSET is selected as 50 Ω , 1% for this design example.

LM749x0-Q1 default short circuit threshold of 20 mV can be shifted to higher value as given by 式 10.

$$V_{\text{SNS_SCP}} = (10.5 \mu\text{A} \times R_{\text{ISCP}}) + 20 \text{ mV} \quad (10)$$

For this application, ISCP pin is shorted directly to common drain point. User has a flexibility to populate suitable value of RSCP resistor to adjust short circuit protection current limit and also gives flexibility in terms of selecting different current sense resistor value.

An additional de-glitch filter (optional) consisting of R_{SCP} and C_{SCP} can be added from ISCP pin to CS– pin as shown in 图 10-1 to avoid any false short circuit trigger in case of fast automotive transients such as Input Micro cuts (LV124, E-10), AC superimpose (LV124, E-06), ISO7637-2 Pulse 2 A.

10.2.3.7 Overcurrent Limit (ILIM), Circuit Breaker Timer (TMR), and Current Monitoring Output (IMON) Selection

Programming the Overcurrent Protection Threshold – R_{ILIM} Selection

The R_{ILIM} sets the overcurrent protection (circuit breaker detection) threshold, whose value can be calculated using 式 11.

$$R_{\text{(ILIM)}} = \frac{12 \times R_{\text{SET}}}{R_{\text{SENSE}} \times I_{\text{LIM}}} \quad (11)$$

To set 10 A as overcurrent protection threshold, R_{ILIM} value is calculated to be 60 k Ω . Choose the closest available standard value: 60 k Ω , 1%.

Programming the Circuit Breaker Time – C_{TMR} Selection

For the design example under discussion, overcurrent transients are allowed for 1-ms duration. This blanking interval, T_{OC} (or circuit breaker interval, T_{CB}) can be set by selecting appropriate capacitor C_{TMR} from TMR pin to ground. The value of C_{TMR} to set 1 ms for T_{OC} can be calculated using 式 12.

$$T_{\text{(OC)}} = 1.2 \times \frac{C_{\text{TMR}}}{82.3 \mu\text{A}} \quad (12)$$

Choose closest available standard value: 68 nF, 10%.

Programming Current Monitoring Output – R_{IMON} Selection

Voltage at IMON pin V_{IMON} is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The R_{IMON} must be selected based on the maximum load current and the input voltage range of the ADC used. R_{IMON} is set using 式 13.

$$V_{\text{IMON}} = \frac{0.9 \times V_{\text{SENSE}} \times R_{\text{IMON}}}{R_{\text{SET}}} \quad (13)$$

For this application example, V_{IMON} is selected to be 2.7 V at full load current of 5 A. R_{IMON} value of 30.1 k Ω , 1% is selected.

10.2.3.8 Overvoltage Protection and Battery Monitor

Resistors R_1 , R_2 and R_3 , R_4 connected from SW pin to ground is used to program the undervoltage and overvoltage threshold. The resistor values required for setting the undervoltage threshold (V_{UVLO} to 5.5 V) and overvoltage threshold (V_{OV} to 37.0 V) are calculated by solving

$$V_{UVLOF} = \frac{R_2 \times V_{UVSET}}{(R_1 + R_2)} \quad (14)$$

$$V_{OVR} = \frac{R_4 \times V_{OVSET}}{(R_3 + R_4)} \quad (15)$$

For minimizing the input current drawn from the battery through resistors R_1 , R_2 , and R_3 ; it is recommended to use higher value of resistance. Using high value resistors will add error in the calculations because the current through the resistors at higher value will become comparable to the leakage current into the OV pin. Maximum leakage current into the OV pin is 1 μ A and choosing total ladder resistor < 120 k Ω ensures current through resistors is 100 times greater than leakage through OV pin.

Based on the device electrical characteristics, V_{UVLOF} is 0.55 V. Select $R_1 = 100$ k Ω . Solving Equation 14 gives $R_2 = 11.5$ k Ω . Solving Equation 15 with R_3 selected as 100 k Ω and $V_{OVR} = 0.6$ V gives $R_4 = 1.65$ k Ω as standard 1% resistor values closest to the calculated resistor values.

An optional capacitor C_{UV} can be placed in parallel with R_2 on UVLO resistor ladder in order to filter out any fast undervoltage transients on battery lines to avoid false UVLO trigger.

For this application example separate resistor ladder is selected to program overvoltage and undervoltage threshold. However common resistor ladder from SW pin to ground can also be used as shown in [Figure 9-9](#).

10.2.4 MOSFET Selection: Blocking MOSFET Q1

For selecting the blocking MOSFET Q1, important electrical parameters are the maximum continuous drain current I_D , the maximum drain-to-source voltage $V_{DS(MAX)}$, the maximum drain-to-source voltage $V_{GS(MAX)}$, the maximum source current through body diode and the drain-to-source ON resistance $R_{DS(ON)}$.

The maximum continuous drain current, I_D , rating must exceed the maximum continuous load current.

The maximum drain-to-source voltage, $V_{DS(MAX)}$, must be high enough to withstand the highest differential voltage seen in the application. This would include all the automotive transient events and any anticipated fault conditions. It is recommended to use MOSFETs with V_{DS} voltage rating of 60 V along with a single bidirectional TVS or a V_{DS} rating 40-V maximum rating along with two unidirectional TVS connected back-back at the input.

The maximum V_{GS} LM74900-Q1 can drive is 14 V, so a MOSFET with 15-V minimum V_{GS} rating should be selected. If a MOSFET with < 15-V V_{GS} rating is selected, a zener diode can be used to clamp V_{GS} to safe level, but this would result in increased IQ current.

To reduce the MOSFET conduction losses, lowest possible $R_{DS(ON)}$ is preferred, but selecting a MOSFET based on low $R_{DS(ON)}$ may not be beneficial always. Higher $R_{DS(ON)}$ will provide increased voltage information to LM74900-Q1's reverse comparator at a lower reverse current. Reverse current detection is better with increased $R_{DS(ON)}$. Choosing a MOSFET with < 50-mV forward voltage drop at maximum current is a good starting point.

For active rectification of AC super imposed ripple on the battery supply voltage, gate-source charge Q_{GS} of Q1 must be selected to meet the required AC ripple frequency. Maximum gate-source charge Q_{GS} (at 4.5-V V_{GS}) for active rectification every cycle is

$$Q_{GS_MAX} = \frac{1.3\text{mA}}{F_{AC_RIPPLE}} \quad (16)$$

Where 1.3 mA is minimum charge pump current at 7-V $V_{DGATE-V_A}$, F_{AC_RIPPLE} is frequency of the AC ripple superimposed on the battery and Q_{GS_MAX} is the Q_{GS} value specified in manufacturer datasheet at 6-V V_{GS} . For active rectification at $F_{AC_RIPPLE} = 30$ KHz, $Q_{GS_MAX} = 43$ nC.

Based on the design requirements, BUK7Y4R8-60E MOSFET is selected and its ratings are:

- 60-V $V_{DS(MAX)}$ and ± 20 -V $V_{GS(MAX)}$

- $R_{DS(ON)}$ 5.0-m Ω typical at 5-V V_{GS} and 2.9-m Ω rated at 10-V V_{GS}
- MOSFET Q_{GS} 17.4 nC

Thermal resistance of the MOSFET should be considered against the expected maximum power dissipation in the MOSFET to ensure that the junction temperature (T_J) is well controlled.

10.2.5 MOSFET Selection: Hot-Swap MOSFET Q2

The V_{DS} rating of the MOSFET Q2 should be sufficient to handle the maximum system voltage along with the input transient voltage. For this 12-V design, transient overvoltage events are during suppressed load dump 35 V 400 ms and ISO 7637-2 pulse 2 A 50 V for 50 μ s. Further, ISO 7637-2 Pulse 3B is a very fast repetitive pulse of 100 V 100 ns that is usually absorbed by the input and output ceramic capacitors and the maximum voltage on the 12-V battery can be limited to < 40 V the minimum recommended input capacitance of 0.1 μ F. The 50-V ISO 7637-2 Pulse 2 A can also be absorbed by input and output capacitors and its amplitude could be reduced to 40-V peak by placing sufficient amount of capacitance at input and output. However for this 12-V design, maximum system voltage is 50 V and a 60-V V_{DS} rated MOSFET is selected.

The V_{GS} rating of the MOSFET Q2 should be higher than that maximum HGATE-OUT voltage 15 V.

Inrush current through the MOSFET during input hot-plug into the 12-V battery is determined by output capacitance. External capacitor on HGATE, C_{DVDT} is used to limit the inrush current during input hot-plug or start-up. The value of inrush current determined by 式 2 need to be selected to ensure that the MOSFET Q2 is operating well within its safe operating area (SOA). To limit inrush current to 0.5 A, C_{DVDT} value of 10.0 nF is chosen.

Duration of inrush current is calculated by 式 17.

$$T_{INRUSH} = \frac{V_{IN} \times C_{OUT}}{I_{INRUSH}} \tag{17}$$



Calculated inrush current duration is 2.5 ms with 0.5-A inrush current.


MOSFET BUK7Y4R8-60E having 60-V V_{DS} and ± 20 -V V_{GS} rating is selected for Q2. Power dissipation during inrush is well within the MOSFET's safe operating area (SOA).

10.2.6 TVS Selection


A 600-W SMBJ TVS such as SMBJ33CA is recommended for input transient clamping and protection. For detailed explanation on TVS selection for 12-V battery systems, refer to [TVS Selection for 12-V Battery Systems](#).

10.2.7 Application Curves







10-8. Reverse Input Voltage -14 V




10-9. Inrush Current With No Load at Output




10-10. Output Short Circuit Protection (On-The-Fly)




10-11. Device Start-Up With Output Short Circuit (TIMER Duration 1 ms)




10-12. Output Overcurrent Protection (TIMER Duration 1 ms)




10-13. Output Overcurrent Protection (TIMER Duration 1 ms): Auto Retry




10-14. Overvoltage Protection




10-15. Overvoltage Recovery




10-16. Overvoltage Clamp Response (OV Resistor Ladder Referred to VOUT)




10-17. Undervoltage Lockout (UVLO) Protection ($V_{IN_UVLO} = 5.5\text{ V}$)




10-18. Undervoltage Lockout (UVLO) Recovery




10-19. SLEEP Mode Entry ($\overline{\text{SLEEP}} = \text{Low}$, $\text{EN} = \text{High}$)



10-20. SLEEP Mode Overcurrent Protection (250 mA Typical)



10-21. SLEEP Mode Exit (SLEEP = High, EN = High)



10-22. Load Transient 100 mA to 5 A

10.3 Addressing Automotive Input Reverse Battery Protection Topologies With LM749x0-Q1

The LM749x0-Q1 dual gate drive architecture can address various MOSFET control topologies such as ideal diode FET only, high-side switch controller only, dual OR-ing with load disconnect, and priority power muxing. This enables system designers to use LM749x0-Q1 as a plug and place component to meet various automotive front end protection solutions with a common controller. For additional details on overview of different automotive reverse battery protection topologies that can be addressed using LM749x0-Q1, refer to [Addressing Automotive Reverse Battery Protection Topologies using LM749x0-Q1](#).

10.4 Power Supply Recommendations

10.4.1 Transient Protection

When the external MOSFETs turn OFF during the conditions such as overvoltage cut-off, reverse current blocking, overcurrent cut-off, EN causing an interruption of the current flow, the input line inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device.
- Using large PCB GND plane.

- Use of a Schottky diode across the output and GND to absorb negative spikes.
- A low value ceramic capacitor ($C_{(IN)}$) to approximately 0.1 μF) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with [Equation 8](#).

$$V_{\text{spike(Absolute)}} = V_{(IN)} + I_{(Load)} \times \sqrt{\frac{L_{(IN)}}{C_{(IN)}}} \quad (18)$$

where

- $V_{(IN)}$ is the nominal supply voltage
- $I_{(LOAD)}$ is the load current
- $L_{(IN)}$ equals the effective inductance seen looking into the source
- $C_{(IN)}$ is the capacitance present at the input

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the [Absolute Maximum Ratings](#) of the device. These transients can occur during EMC testing such as automotive ISO7637 pulses.




FIG 10-23. Typical Application Diagram

10.4.2 TVS Selection for 12-V Battery Systems

In selecting the TVS, important specifications are breakdown voltage and clamping voltage. The breakdown voltage of the TVS for positive transients must be higher than 24-V jump start voltage and 35-V suppressed load dump voltage and less than the maximum ratings of LM749x0-Q1 (65 V). The breakdown voltage of TVS for negative transients must be beyond than maximum reverse battery voltage -16 V , so that the TVS $-$ is not damaged due to long time exposure to reverse connected battery.

Clamping voltage is the voltage the TVS diode clamps in high current pulse situations and this voltage is much higher than the breakdown voltage. In the case of an ISO 7637-2 pulse 1, the input voltage goes up to -150 V with a generator impedance of $10\ \Omega$. This action translates to 15 A flowing through the TVS $-$, and the voltage across the TVS is close to its clamping voltage.

The next criterion is that the absolute maximum rating of cathode to anode voltage of the LM749x0-Q1 (85 V) and the maximum VDS rating MOSFET are not exceeded. In the design example, 60-V rated MOSFET is chosen and maximum limit on the cathode to anode voltage is 60 V.

During ISO 7637-2 pulse 1, the anode of LM749x0-Q1 is pulled down by the ISO pulse, clamped by TVS $-$ and the MOSFET Q1 is turned off quickly to prevent reverse current from discharging the bulk output capacitors. When the MOSFET turns off, the cathode to anode voltage seen is equal to (TVS Clamping voltage + Output


capacitor voltage). If the maximum voltage on output capacitor is 16 V (maximum battery voltage), then the clamping voltage of the TVS– must not exceed, $(60\text{ V} - 16)\text{ V} = -44\text{ V}$.

The SMBJ33CA TVS diode can be used for 12-V battery protection application. The breakdown voltage of 36.7 V meets the jump start, load dump requirements on the positive side and 16-V reverse battery connection on the negative side. During ISO 7637-2 pulse 1 test, the SMBJ33CA clamps at -44 V with 12 A of peak surge current as shown in and it meets the clamping voltage $\leq 44\text{ V}$. SMBJ series of TVS' are rated up to 600-W peak pulse power levels and are sufficient for ISO 7637-2 pulses.

10.5 Layout

10.5.1 Layout Guidelines

- For the ideal diode stage, connect A, DGATE, and C pins of LM749x0-Q1 close to the MOSFET SOURCE, GATE and, DRAIN pins.
- For the load disconnect stage, connect HGATE and OUT pins of LM749x0-Q1 close to the MOSFET GATE and SOURCE pins.
- The high current path of for this solution is through the MOSFET, therefore it is important to use thick and short traces for source and drain of the MOSFET to minimize resistive losses.
- Follow kelvin connection for connecting CS+ and CS- pin to external current sense resistor.
- The DGATE pin of the LM749x0-Q1 must be connected to the MOSFET GATE with short trace.
- Place transient suppression components close to LM749x0-Q1.
- Place the decoupling capacitor, C_{VS} close to VS pin and chip GND.
- The charge pump capacitor across CAP and VS pins must be kept away from the MOSFET to lower the thermal effects on the capacitance value.



10-24. Example Layout

11 Device and Documentation Support

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](https://www.ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM74900QRGERQ1	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74900Q	Samples
LM74910QRGERQ1	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74910Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM74900QRGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LM74910QRGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM74900QRGERQ1	VQFN	RGE	24	3000	367.0	367.0	35.0
LM74910QRGERQ1	VQFN	RGE	24	3000	367.0	367.0	35.0

RGE 24

GENERIC PACKAGE VIEW



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H



4228214/A 11/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RGE0024T

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

THERMAL PAD 25:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated