


LMG2650 ドライバおよび電流検出エミュレーション機能内蔵 650V 95 GaN ハーフブリッジ

1 特長

- 650V GaN パワー FET ハーフブリッジ
- 95mΩ ローサイドおよびハイサイド GaN FET
- 伝搬遅延時間が短い (100ns 未満) ゲートドライバを内蔵
- プログラマブルなターンオン スルーレート制御機能
- 広い帯域幅で高精度の電流検出エミュレーション
- ローサイド基準 (INH) とハイサイド基準 (GDH) のハイサイド ゲートドライブピン
- ローサイド (INL) / ハイサイド (INH) ゲートドライブ インターロック
- ハイサイド (INH) ゲートドライブ信号レベル シフタ
- スマート スイッチ付きブートストラップ ダイオード機能
- ハイサイドの起動: <math><8\mu\text{s}</math>
- ローサイド / ハイサイドのサイクル単位の過電流保護
- 過熱保護
- AUX アイドル静止電流: 250 μA
- AUX スタンバイ静止電流: 50 μA
- BST アイドル静止電流: 85 μA
- デュアル サーマル パッド付き 8x6mm QFN パッケージ

2 アプリケーション

- 400W 未満の LLC コンバータ
- 300W 未満の AHB/ACF コンバータ
- 600W 未満の 3- Φ モーター ドライバ インバータ
- 140W 未満の CrM トーテムポール PFC



概略ブロック図

3 概要

LMG2650 は 650V 95mΩ GaN パワー FET ハーフブリッジです。LMG2650 は、ハーフブリッジ パワー FET、ゲートドライバ、ブートストラップ ダイオード、ハイサイド ゲートドライブ レベル シフタを 6mm x 8mm の QFN パッケージに統合することで、設計の簡素化、部品点数の低減、基板面積の低減を実現しています。

プログラマブルなターンオン スルーレートにより、EMI とリンギングを制御できます。ローサイド電流検出エミュレーションにより、従来の電流検出抵抗方式よりも消費電力を低減でき、またローサイドのサーマル パッドを冷却用 PCB 電源グラウンドに接続できます。

ハイサイド GaN パワー FET は、ローサイド基準ゲートドライブピン (INH) またはハイサイド基準ゲートドライブピン (GDH) で制御できます。ハイサイド ゲートドライブ信号レベル シフタは、厳しいパワー スwitching 環境でも、INH ピンの信号を確実にハイサイド ゲートドライブに伝えます。スマート スイッチ付き GaN ブートストラップ FET は、ダイオードの順方向電圧降下がなく、ハイサイド電源の過充電を回避でき、逆回復電荷はゼロです。

LMG2650 は、小さい静止電流と高速な起動時間によって、コンバータの軽負荷効率要件とバースト モード動作に対応しています。保護機能には、FET ターンオン インターロック、低電圧誤動作防止 (UVLO)、サイクル単位の電流制限、過熱シャットダウンが含まれます。超低スルーレート設定はモータードライブ アプリケーションに対応します。

パッケージ情報

部品番号	パッケージ	パッケージ サイズ ⁽¹⁾
LMG2650	RFB (VQFN, 19)	8.00mm × 6.00mm

- (1) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



Table of Contents

1 特長	1	7.1 Overview.....	15
2 アプリケーション	1	7.2 Functional Block Diagram.....	16
3 概要	1	7.3 Feature Description.....	17
4 Pin Configuration and Functions	3	7.4 Device Functional Modes.....	24
5 Specifications	5	8 Device and Documentation Support	25
5.1 Absolute Maximum Ratings.....	5	8.1 ドキュメントの更新通知を受け取る方法.....	25
5.2 ESD Ratings.....	5	8.2 サポート・リソース.....	25
5.3 Recommended Operating Conditions.....	6	8.3 Trademarks.....	25
5.4 Thermal Information.....	6	8.4 静電気放電に関する注意事項.....	25
5.5 Electrical Characteristics.....	7	8.5 用語集.....	25
5.6 Switching Characteristics.....	10	9 Revision History	26
6 Parameter Measurement Information	13	10 Mechanical, Packaging, and Orderable Information	27
6.1 GaN Power FET Switching Parameters.....	13		
7 Detailed Description	15		

4 Pin Configuration and Functions




図 4-1. RFB Package, 19-Pin VQFN (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
NC	1, 6, 9, 11	NC	Used to anchor QFN package to PCB. Pin must be soldered to a PCB landing pad. The PCB landing pad is non-solder mask defined pad and must not be physically connected to any other metal on the PCB. Pin not connected internally.
INH	2	I	High-side gate-drive control input. Referenced to AGND. Signal is level shifted internally to the high-side GaN FET driver. There is a forward biased ESD diode from INH to AUX so avoid driving INH higher than AUX. Short this pin to AGND if GDH pin function is used.
INL	3	I	Low-side gate-drive control input. Referenced to AGND. There is a forward biased ESD diode from INL to AUX so avoid driving INL higher than AUX.
CS	4	O	Current-sense emulation output. Outputs scaled replica of the GaN FET current. Feed output current into a resistor to create a current sense voltage signal. Reference the resistor to the power supply controller IC local ground. This function replaces the external current sense resistor that is used in series with the low-side FET source.
SL	5, 7	P	Low-side GaN FET source. Low-side thermal pad. Internally connected to AGND.
DH	8	P	High-side GaN FET drain.
SW	10, 15	P	GaN FET half-bridge switch node between the high-side GaN FET source and low-side GaN FET drain. High-side thermal pad.
GDH	12	I	High-side gate-drive control input. Referenced to SW. Signal is connected directly to the high-side GaN FET driver. There is a forward biased ESD diode from GDH to BST so avoid driving GDH higher than BST. Short this pin to SW if INH pin function is used.
RDRVH	13	I	High-side drive strength control resistor. Set a resistance between RDRVH and SW to program the high-side GaN FET turn-on slew rate.

表 4-1. Pin Functions (続き)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
BST	14	P	Bootstrap voltage rail. High-side supply voltage. The bootstrap diode function between AUX and BST is internally provided. Connect an appropriately sized bootstrap capacitor between BST and SW.
RDRV1	16	I	Low-side drive strength control resistor. Set a resistance between RDRV1 and AGND to program the low-side GaN FET turn-on slew rate.
AGND	17	G	Low-side analog ground. Internally connected to SL.
AUX	18	P	Auxiliary voltage rail. Low-side supply voltage. Connect a local bypass capacitor between AUX and AGND.
EN	19	I	Enable. Used to toggle between active and standby modes. The standby mode has reduced quiescent current to support converter light load efficiency targets. There is a forward biased ESD diode from EN to AUX so avoid driving EN higher than AUX.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power, NC = No Connect.

5 Specifications

5.1 Absolute Maximum Ratings

Unless otherwise noted: voltages are respect to AGND⁽¹⁾

		MIN	MAX	UNIT	
$V_{DS(is)}$	Low-side drain-source (SW to SL) voltage, FET off		650	V	
$V_{DS(surge)(is)}$	Low-side drain-source (SW to SL) voltage, surge condition, FET off ⁽²⁾		720	V	
$V_{DS(tr)(surge)(is)}$	Low-side drain-source (SW to SL) transient ringing peak voltage, surge condition, FET off ⁽²⁾		800	V	
$V_{DS(hs)}$	High-side drain source (DH to SW) voltage, FET off		650	V	
$V_{DS(surge)(hs)}$	High-side drain-source (DH to SW) voltage, surge condition, FET off ⁽²⁾		720	V	
$V_{DS(tr)(surge)(hs)}$	High-side drain-source (DH to SW) transient ringing peak voltage, surge condition, FET off ⁽²⁾		800	V	
	Pin voltage to AGND	AUX	-0.3	30	V
		EN, INL, INH	-0.3	$V_{AUX} + 0.3$	V
		CS	-0.3	5.5	V
	Pin voltage to SW	RDRV L	-0.3	4	V
		BST	-0.3	30	V
		RDRV H	-0.3	4	V
		GDH	-0.3	$V_{BST_SW} + 0.3$	V
$I_{D(cnts)(is)}$	Low-side drain (SW to SL) continuous current, FET on	-11.5	Internally limited	A	
$I_{D(pulse)(oc)(is)}$	Low-side drain (SW to SL) pulsed current during overcurrent response time ⁽³⁾		28	A	
$I_{S(cnts)(is)}$	Low-side source (SL to SW) continuous current, FET off		11.5	A	
$I_{D(cnts)(hs)}$	High-side drain (DH to SW) continuous current, FET on	-11.5	Internally limited	A	
$I_{D(pulse)(oc)(hs)}$	High-side drain (DH to SW) pulsed current during overcurrent response time ⁽³⁾		28	A	
$I_{S(cnts)(hs)}$	High-side source (SW to DH) continuous current, FET off		11.5	A	
	Positive sink current	CS	10	mA	
T_J	Operating junction temperature		-40	150	°C
T_{stg}	Storage temperature		-40	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) See [GaN Power FET Switching Capability](#) for more information on the GaN power FET switching capability.
- (3) GaN power FET may self-limit below this value if it enters saturation.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±2000	V
			±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Unless otherwise noted: voltages are respect to AGND

			MIN	NOM	MAX	UNIT
	Supply voltage	AUX	10		26	V
	Supply voltage to SW	BST	7.5		26	V
	Input voltage	EN, INL, INH	0		V _{AUX}	V
	Input voltage to SW	GDH	0		V _{BST_SW}	V
V _{IH}	High-level input voltage	EN, INL, INH, GDH to SW	2.5			V
V _{IL}	Low-level input voltage				0.6	V
I _{D(cnts)(ls)}	Low-side drain (SW to SL) continuous current, FET on		-9.5		9.5	A
I _{D(cnts)(hs)}	High-side drain (DH to SW) continuous current, FET on		-9.5		9.5	A
C _{AUX}	AUX to AGND capacitance from external bypass capacitor		3 x C _{BST}			μF
C _{BST_SW}	BST to SW capacitance from external bypass capacitor		0.010			μF
R _{RDRVL}	RDRVL to AGND resistance from external slew-rate control resistor to configure below low-side slew rate settings					
	slew rate setting 0 (slowest)		90	120	open	kΩ
	slew rate setting 1		42.5	47	51.5	kΩ
	slew rate setting 2		20	22	24	kΩ
	slew rate setting 3 (fastest)		0	5.6	11	kΩ
R _{RDRVH_SW}	RDRVH to SW resistance from external slew-rate control resistor to configure below high-side slew rate settings					
	slew rate setting 0 (slowest)		90	120	open	kΩ
	slew rate setting 1		42.5	47	51.5	kΩ
	slew rate setting 2		20	22	24	kΩ
	slew rate setting 3 (fastest)		0	5.6	11	kΩ

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMG2650	UNIT
		RFB (VQFN)	
		19 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	TBD	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

1) Symbol definitions: $V_{DS(lS)}$ = SW to SL voltage; $I_{D(lS)}$ = SW to SL current; $V_{DS(hS)}$ = DH to SW voltage; $I_{D(hS)}$ = DH to SW current; I_{SW} = SW point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{DS(lS)} = 520\text{V}$; $V_{DS(hS)} = 520\text{V}$; $10\text{V} \leq V_{AUX} \leq 26\text{V}$; $7.5\text{V} \leq V_{BST_SW} \leq 26\text{V}$; $V_{EN} = 5\text{V}$; $V_{INL} = 0\text{V}$; $V_{INH} = 0\text{V}$; $V_{GDH_SW} = 0\text{V}$; $R_{RDRVL} = 0\Omega$; $R_{RDRVH} = 0\Omega$; $R_{CS} = 100\Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW-SIDE GAN POWER FET					
$R_{DS(on)(lS)}$	Drain-source (SW to SL) on resistance	$V_{INL} = 5\text{V}$, $I_{D(lS)} = 5.25\text{A}$, $T_J = 25^{\circ}\text{C}$		95	m Ω
		$V_{INL} = 5\text{V}$, $I_{D(lS)} = 5.25\text{A}$, $T_J = 125^{\circ}\text{C}$		178	
$V_{SD(lS)}$	Source-drain (SL to SW) third-quadrant voltage	SL to SW current = 0.525A		1.9	V
		SL to SW current = 5.25A		2.6	
$I_{DSS(lS)}$	Drain (SW to SL) leakage current	$V_{DS(hS)} = 0\text{V}$, $V_{DS(lS)} = 650\text{V}$, $T_J = 25^{\circ}\text{C}$		3.6	μA
		$V_{DS(hS)} = 0\text{V}$, $V_{DS(lS)} = 650\text{V}$, $T_J = 125^{\circ}\text{C}$		18.2	
$Q_{OSS(lS)}$	Output (SW to SL) charge			34.7	nC
$C_{OSS(lS)}$	Output (SW to SL) capacitance			54.2	pF
$E_{OSS(lS)}$	Output (SW to SL) capacitance stored energy	$V_{DS(hS)} = 0\text{V}$, $V_{DS(lS)} = 400\text{V}$		4.69	μJ
$C_{OSS,er(lS)}$	Energy related effective output (SW to SL) capacitance			58.1	pF
$C_{OSS,tr(lS)}$	Time related effective output (SW to SL) capacitance	$V_{DS(hS)} = 0\text{V}$, $V_{DS(lS)} = 0\text{V to } 400\text{V}$		86.3	pF
$E_{on(lS)}$	Hard-switching turn-on energy	$V_{INL} = 0\text{V to } 5\text{V}$, $V_{DS(lS)} = 400\text{V to } 0\text{V}$, $I_{SW} = 5.25\text{A}$, slew rate setting 0 (slowest)		130	μJ
		$V_{INL} = 0\text{V to } 5\text{V}$, $V_{DS(lS)} = 400\text{V to } 0\text{V}$, $I_{SW} = 5.25\text{A}$, slew rate setting 3 (fastest)		20	
		$V_{INL} = 0\text{V to } 5\text{V}$, $V_{DS(lS)} = 400\text{V to } 0\text{V}$, $I_{SW} = 0.525\text{A}$, slew rate setting 0 (slowest)		TBD	
		$V_{INL} = 0\text{V to } 5\text{V}$, $V_{DS(lS)} = 400\text{V to } 0\text{V}$, $I_{SW} = 0.525\text{A}$, slew rate setting 3 (fastest)		TBD	
$E_{off(lS)}$	Hard-switching turn-off energy	$V_{INL} = 5\text{V to } 0\text{V}$, $V_{DS(lS)} = 0\text{V to } 400\text{V}$, $I_{SW} = 5.25\text{A}$		TBD	μJ
		$V_{INL} = 5\text{V to } 0\text{V}$, $V_{DS(lS)} = 0\text{V to } 400\text{V}$, $I_{SW} = 0.525\text{A}$		TBD	
$Q_{RR(lS)}$	Reverse recovery charge			0	nC
HIGH-SIDE GAN POWER FET					
$R_{DS(on)(hS)}$	Drain-source (DH to SW) on resistance	$V_{INH} = 5\text{V}$, $I_{D(hS)} = 5.25\text{A}$, $T_J = 25^{\circ}\text{C}$		95	m Ω
		$V_{INH} = 5\text{V}$, $I_{D(hS)} = 5.25\text{A}$, $T_J = 125^{\circ}\text{C}$		170	
$V_{SD(hS)}$	Source-drain (SW to DH) third-quadrant voltage	SW to DH current = 0.525A		1.9	V
		SW to DH current = 5.25A		2.6	
$I_{DSS(hS)}$	Drain (DH to SW) leakage current	$V_{DS(lS)} = 0\text{V}$, $V_{DS(hS)} = 650\text{V}$, $T_J = 25^{\circ}\text{C}$		3.6	μA
		$V_{DS(lS)} = 0\text{V}$, $V_{DS(hS)} = 650\text{V}$, $T_J = 125^{\circ}\text{C}$		18.2	
$Q_{OSS(hS)}$	Output (DH to SW) charge			34.7	nC
$C_{OSS(hS)}$	Output (DH to SW) capacitance			54.2	pF
$E_{OSS(hS)}$	Output (DH to SW) capacitance stored energy	$V_{DS(lS)} = 0\text{V}$, $V_{DS(hS)} = 400\text{V}$		4.69	μJ
$C_{OSS,er(hS)}$	Energy related effective output (DH to SW) capacitance			58.1	pF
$C_{OSS,tr(hS)}$	Time related effective output (DH to SW) capacitance	$V_{DS(lS)} = 0\text{V}$, $V_{DS(hS)} = 0\text{V to } 400\text{V}$		86.3	pF

5.5 Electrical Characteristics (続き)

1) Symbol definitions: $V_{DS(is)}$ = SW to SL voltage; $I_{DS(is)}$ = SW to SL current; $V_{DS(hs)}$ = DH to SW voltage; $I_{D(hs)}$ = DH to SW current; I_{SW} = SW point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{DS(is)} = 520\text{V}$; $V_{DS(hs)} = 520\text{V}$; $10\text{V} \leq V_{AUX} \leq 26\text{V}$; $7.5\text{V} \leq V_{BST_SW} \leq 26\text{V}$; $V_{EN} = 5\text{V}$; $V_{INL} = 0\text{V}$; $V_{INH} = 0\text{V}$; $V_{GDH_SW} = 0\text{V}$; $R_{RDRVL} = 0\Omega$; $R_{RDRVH_SW} = 0\Omega$; $R_{CS} = 100\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$E_{on(hs)}$	Hard-switching turn-on energy	$V_{INH} = 0\text{V to } 5\text{V}$, $V_{DS(hs)} = 400\text{V to } 0\text{V}$, $I_{SW} = -5.25\text{A}$, slew rate setting 0 (slowest)		130		μJ
		$V_{INH} = 0\text{V to } 5\text{V}$, $V_{DS(hs)} = 400\text{V to } 0\text{V}$, $I_{SW} = -5.25\text{A}$, slew rate setting 3 (fastest)		20		
		$V_{INH} = 0\text{V to } 5\text{V}$, $V_{DS(hs)} = 400\text{V to } 0\text{V}$, $I_{SW} = -0.5.25\text{A}$, slew rate setting 0 (slowest)		TBD		
		$V_{INH} = 0\text{V to } 5\text{V}$, $V_{DS(hs)} = 400\text{V to } 0\text{V}$, $I_{SW} = -0.5.25\text{A}$, slew rate setting 3 (fastest)		TBD		
$E_{off(hs)}$	Hard-switching turn-off energy	$V_{INH} = 5\text{V to } 0\text{V}$, $V_{DS(hs)} = 0\text{V to } 400\text{V}$, $I_{SW} = -5.25\text{A}$		TBD		μJ
		$V_{INH} = 5\text{V to } 0\text{V}$, $V_{DS(hs)} = 0\text{V to } 400\text{V}$, $I_{SW} = -0.5.25\text{A}$		TBD		
$Q_{RR(hs)}$	Reverse recovery charge			0		nC
LOW-SIDE OVERCURRENT PROTECTION						
$I_{T(OC)(ls)}$	Overcurrent fault – threshold current		9.5	10.5	11.5	A
HIGH-SIDE OVERCURRENT PROTECTION						
$I_{T(OC)(hs)}$	Overcurrent fault – threshold current		9.5	10.5	11.5	A
BOOTSTRAP RECTIFIER						
$R_{DS(on)}$	AUX to BST on resistance	$V_{INL} = 5\text{V}$, $V_{AUX_BST} = 1\text{V}$, $T_J = 25^{\circ}\text{C}$		8		Ω
		$V_{INL} = 5\text{V}$, $V_{AUX_BST} = 1\text{V}$, $T_J = 125^{\circ}\text{C}$		14		
	AUX to BST current limit	$V_{INL} = 5\text{V}$, $V_{AUX_BST} = 7\text{V}$	210	240	270	mA
	BST to AUX reverse current blocking threshold	$V_{INL} = 5\text{V}$		15		mA
CS						
	Current sense gain ($I_{CS(src)} / I_{D(LS)}$)	$V_{INL} = 5\text{V}$, $0\text{V} \leq V_{CS} \leq 2\text{V}$, $0\text{A} \leq I_{D(ls)} < I_{T(OC)(ls)}$		0.554		mA/A
	Current sense input offset current	$V_{INL} = 5\text{V}$, $0\text{V} \leq V_{CS} \leq 2\text{V}$, $0\text{A} \leq I_{D(ls)} < I_{T(OC)(ls)}$	-91		91	mA
	Initial held output after overcurrent fault occurs while INL remains high	$V_{INL} = 5\text{V}$, $0\text{V} \leq V_{CS} \leq 2\text{V}$			7	mA
$I_{CS(src)}(OC)(final)$	Final held output after overcurrent fault occurs while INL remains high	$V_{INL} = 5\text{V}$, $0\text{V} \leq V_{CS} \leq 2\text{V}$	10	12	15.5	mA
	Output clamp voltage	$V_{INL} = 5\text{V}$, $I_{D(ls)} = 9.0\text{A}$, CS sinking 5mA from external source		2.55		V
EN, INL, INH to AGND; GDH to SW						
V_{IT+}	Positive-going input threshold voltage		1.7		2.45	V
V_{IT-}	Negative-going input threshold voltage		0.7		1.3	V
	Input threshold voltage hysteresis			1		V
	Pull-down input resistance	$0\text{V} \leq V_{PIN} \leq 3\text{V}$	200	400	600	k Ω
	Pull-down input current	$10\text{V} \leq V_{PIN} \leq 26\text{V}$; $V_{AUX} = 26\text{V}$		10		μA
OVERTEMPERATURE PROTECTION						
	Temperature fault – positive-going threshold temperature			165		$^{\circ}\text{C}$
	Temperature fault – negative-going threshold temperature			145		$^{\circ}\text{C}$

5.5 Electrical Characteristics (続き)

1) Symbol definitions: $V_{DS(is)}$ = SW to SL voltage; $I_{DS(is)}$ = SW to SL current; $V_{DS(hs)}$ = DH to SW voltage; $I_{D(hs)}$ = DH to SW current; I_{SW} = SW point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{DS(is)} = 520\text{V}$; $V_{DS(hs)} = 520\text{V}$; $10\text{V} \leq V_{AUX} \leq 26\text{V}$; $7.5\text{V} \leq V_{BST_SW} \leq 26\text{V}$; $V_{EN} = 5\text{V}$; $V_{INL} = 0\text{V}$; $V_{INH} = 0\text{V}$; $V_{GDH_SW} = 0\text{V}$; $R_{RDRVL} = 0\Omega$; $R_{RDRVH_SW} = 0\Omega$; $R_{CS} = 100\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Temperature fault – threshold temperature hysteresis			20		$^{\circ}\text{C}$
AUX						
$V_{AUX,T+}$ (UVLO)	UVLO – positive-going threshold voltage		8.9	9.3	9.7	V
	UVLO – negative-going threshold voltage		8.6	9.0	9.4	V
	UVLO – threshold voltage hysteresis			250		mV
	Standby quiescent current	$V_{EN} = 0\text{V}$		50	110	μA
	Quiescent current			250	400	μA
		$V_{INL} = 5\text{V}$, $I_{D(is)} = 0\text{A}$		TBD		
	Operating current	$V_{INL} = 0\text{V}$ or 5V , $V_{DS(is)} = 0\text{V}$, $I_{D(is)} = 0\text{A}$, $f_{INL} = 500\text{kHz}$		TBD		mA
		$V_{INL} = 0\text{V}$ or 5V , $V_{DS(is)} = 400\text{V}$ or 0V , $I_{SW} = 1\text{A}$, $f_{INL} = 500\text{kHz}$		TBD		
BST						
$V_{BST_SW,T+}$ (UVLO)	V_{BST_SW} UVLO for FET to turn on – positive-going threshold voltage		6.7	7	7.3	V
	V_{BST_SW} UVLO for FET to stay on– negative-going threshold voltage		4.8	5.1	5.4	V
	Quiescent current			85	120	μA
		$V_{INH} = 5\text{V}$, $I_{D(hs)} = 0\text{A}$		TBD		
		$V_{GDH_SW} = 5\text{V}$, $I_{D(hs)} = 0\text{A}$		TBD		
	Operating current	$V_{INH} = 0\text{V}$ or 5V , $V_{DS(hs)} = 0\text{V}$, $I_{D(hs)} = 0\text{A}$; $f_{INH} = 500\text{kHz}$		TBD		mA
		$V_{INH} = 0\text{V}$ or 5V , $V_{DS(hs)} = 400\text{V}$ or 0V , $I_{SW} = 1\text{A}$; $f_{INH} = 500\text{kHz}$		TBD		
		$V_{GDH_SW} = 0\text{V}$ or 5V , $V_{DS(hs)} = 0\text{V}$, $I_{D(hs)} = 0\text{A}$; $f_{INH} = 500\text{kHz}$		TBD		
		$V_{GDH_SW} = 0\text{V}$ or 5V , $V_{DS(hs)} = 400\text{V}$ or 0V , $I_{SW} = 1\text{A}$; $f_{GDH_SW} = 500\text{kHz}$		TBD		

5.6 Switching Characteristics

1) Symbol definitions: $V_{DS(l_s)}$ = SW to SL voltage; $I_{D(l_s)}$ = SW to SL current; $V_{DS(h_s)}$ = DH to SW voltage; $I_{D(h_s)}$ = DH to SW current; I_{SW} = SW point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{DS(l_s)} = 520\text{V}$; $V_{DS(h_s)} = 520\text{V}$; $10\text{V} \leq V_{AUX} \leq 26\text{V}$; $7.5\text{V} \leq V_{BST_SW} \leq 26\text{V}$; $V_{EN} = 5\text{V}$; $V_{INL} = 0\text{V}$; $V_{INH} = 0\text{V}$; $R_{RDRVL} = 0\Omega$; $R_{RDRVH_SW} = 0\Omega$; $R_{CS} = 100\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW-SIDE GAN POWER FET						
$t_{d(on)}$ (I_{drain})(I_s)	Drain current turn-on delay time	From $V_{INL} > V_{INL,IT+}$ to $I_{D(l_s)} > 50\text{mA}$, $V_{BUS} = 400\text{V}$, $I_{SW} = 2.65\text{A}$, at following low-side slew rate settings, see GaN Power FET Switching Parameters				
		slew rate setting 0 (slowest)		TBD		ns
		slew rate setting 1		TBD		
		slew rate setting 2		TBD		
		slew rate setting 3 (fastest)		TBD		
$t_{d(on)}$ (I_s)	Turn-on delay time	From $V_{INL} > V_{INL,IT+}$ to $V_{DS(l_s)} < 390\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = 2.65\text{A}$, at following low-side slew rate settings, see GaN Power FET Switching Parameters				
		slew rate setting 0 (slowest)		TBD		ns
		slew rate setting 1		TBD		
		slew rate setting 2		TBD		
		slew rate setting 3 (fastest)		TBD		
$t_{r(on)}$ (I_s)	Turn-on rise time	From $V_{DS(l_s)} < 320\text{V}$ to $V_{DS(l_s)} < 80\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = 2.65\text{A}$, at following low-side slew rate settings, see GaN Power FET Switching Parameters				
		slew rate setting 0 (slowest)		96		ns
		slew rate setting 1		26.7		
		slew rate setting 2		4.8		
		slew rate setting 3 (fastest)		3		
$t_{d(off)}$ (I_s)	Turn-off delay time	From $V_{INL} < V_{INL,IT-}$ to $V_{DS(l_s)} > 80\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = 2.65\text{A}$, (independent of slew rate setting), see GaN Power FET Switching Parameters		40		ns
$t_{f(off)}$ (I_s)	Turn-off fall time	From $V_{DS(l_s)} > 80\text{V}$ to $V_{DS(l_s)} > 320\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = 2.65\text{A}$, (independent of slew rate setting), see GaN Power FET Switching Parameters		10		ns
	Turn-on slew rate	From $V_{DS(l_s)} < 320\text{V}$ to $V_{DS(l_s)} < 80\text{V}$, $T_J = 25^{\circ}\text{C}$, $V_{BUS} = 400\text{V}$, $I_{SW} = 2.65\text{A}$, at following low-side slew rate settings, see GaN Power FET Switching Parameters				V/ns
		slew rate setting 0 (slowest)		2.5		V/ns
		slew rate setting 1		9		
		slew rate setting 2		50		
		slew rate setting 3 (fastest)		80		

5.6 Switching Characteristics (続き)

1) Symbol definitions: $V_{DS(is)}$ = SW to SL voltage; $I_{DS(is)}$ = SW to SL current; $V_{DS(hs)}$ = DH to SW voltage; $I_{D(hs)}$ = DH to SW current; I_{SW} = SW point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{DS(is)} = 520\text{V}$; $V_{DS(hs)} = 520\text{V}$; $10\text{V} \leq V_{AUX} \leq 26\text{V}$; $7.5\text{V} \leq V_{BST_SW} \leq 26\text{V}$; $V_{EN} = 5\text{V}$; $V_{INL} = 0\text{V}$; $V_{INH} = 0\text{V}$; $R_{RDRVL} = 0\Omega$; $R_{RDRVH_SW} = 0\Omega$; $R_{CS} = 100\Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH-SIDE GAN POWER FET					
$t_{d(on)}$ (I _{drain}) (hs,INH)	Drain current turn-on delay time	From $V_{INH} > V_{INH,IT+}$ to $I_{D(hs)} > 50\text{mA}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, at following high-side slew rate settings, see GaN Power FET Switching Parameters			
		slew rate setting 0 (slowest)		TBD	ns
		slew rate setting 1		TBD	
		slew rate setting 2		TBD	
slew rate setting 3 (fastest)		TBD			
$t_{d(on)}$ (I _{drain}) (hs,GDH)	Drain current turn-on delay time	From $V_{GDH} > V_{GDH,IT+}$ to $I_{D(hs)} > 50\text{mA}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, at following high-side slew rate settings, see GaN Power FET Switching Parameters			
		slew rate setting 0 (slowest)		TBD	ns
		slew rate setting 1		TBD	
		slew rate setting 2		TBD	
slew rate setting 3 (fastest)		TBD			
$t_{d(on)}$ (hs,INH)	Turn-on delay time	From $V_{INH} > V_{INH,IT+}$ to $V_{DS(hs)} < 390\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, at following high-side slew rate settings, see GaN Power FET Switching Parameters			
		slew rate setting 0 (slowest)		TBD	ns
		slew rate setting 1		TBD	
		slew rate setting 2		TBD	
slew rate setting 3 (fastest)		TBD			
$t_{d(on)}$ (hs,GDH)	Turn-on delay time	From $V_{GDH} > V_{GDH,IT+}$ to $V_{DS(hs)} < 390\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, at following high-side slew rate settings, see GaN Power FET Switching Parameters			
		slew rate setting 0 (slowest)		TBD	ns
		slew rate setting 1		TBD	
		slew rate setting 2		TBD	
slew rate setting 3 (fastest)		TBD			
$t_{r(on)(hs)}$	Turn-on rise time	From $V_{DS(hs)} < 320\text{V}$ to $V_{DS(hs)} < 80\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, at following high-side slew rate settings, see GaN Power FET Switching Parameters			
		slew rate setting 0 (slowest)		96	ns
		slew rate setting 1		26.7	
		slew rate setting 2		4.8	
slew rate setting 3 (fastest)		3			
$t_{d(off)}$ (hs,INH)	Turn-off delay time	From $V_{INH} < V_{INH,IT-}$ to $V_{DS(hs)} > 80\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, (independent of slew rate setting), see GaN Power FET Switching Parameters		60	ns

5.6 Switching Characteristics (続き)

1) Symbol definitions: $V_{DS(is)}$ = SW to SL voltage; $I_{DS(is)}$ = SW to SL current; $V_{DS(hs)}$ = DH to SW voltage; $I_{D(hs)}$ = DH to SW current; I_{SW} = SW point current into device; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{DS(is)} = 520\text{V}$; $V_{DS(hs)} = 520\text{V}$; $10\text{V} \leq V_{AUX} \leq 26\text{V}$; $7.5\text{V} \leq V_{BST_SW} \leq 26\text{V}$; $V_{EN} = 5\text{V}$; $V_{INL} = 0\text{V}$; $V_{INH} = 0\text{V}$; $R_{RDRVL} = 0\Omega$; $R_{RDRVH_SW} = 0\Omega$; $R_{CS} = 100\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(off)}$ (hs,GDH)	Turn-off delay time	From $V_{GDH} < V_{GDH,IT-}$ to $V_{DS(hs)} > 80\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, (independent of slew rate setting), see GaN Power FET Switching Parameters		50		ns
$t_{f(off)(hs)}$	Turn-off fall time	From $V_{DS(hs)} > 80\text{V}$ to $V_{DS(hs)} > 320\text{V}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, (independent of slew rate setting), see GaN Power FET Switching Parameters		10		ns
	Turn-on slew rate	From $V_{DS(hs)} < 320\text{V}$ to $V_{DS(hs)} < 80\text{V}$, $T_J = 25^{\circ}\text{C}$, $V_{BUS} = 400\text{V}$, $I_{SW} = -2.65\text{A}$, at following high-side slew rate settings, see GaN Power FET Switching Parameters				V/ns
		slew rate setting 0 (slowest)		2.5		
		slew rate setting 1		9		
		slew rate setting 2		50		
		slew rate setting 3 (fastest)		80		
CS						
t_r	Rise time	From $I_{CS(src)} > 0.2 \times I_{CS(src)(final)}$ to $I_{CS(src)} > 0.9 \times I_{CS(src)(final)}$, $0\text{V} \leq V_{CS} \leq 2\text{V}$, Low-side enabled into a 2.65A load			30	ns
EN						
	EN wake-up time	From $V_{EN} > V_{IT+}$ to $I_{D(is)} > 10\text{mA}$, $V_{INL} = 5\text{V}$		1.5		μs
BST						
	Start-up time from deep BST to SW discharge	From $V_{BST_SW} > V_{BST_SW,T+(UVLO)}$ to high-side reacts to INH or GDH high level with V_{BST_SW} rising from 0V to 10V in 1 μs		5		μs
	Start-up time from shallow BST to SW discharge	From $V_{BST_SW} > V_{BST_SW,T+(UVLO)}$ to high-side reacts to INH or GDH high level with V_{BST_SW} rising from 5V to 10V in 0.5 μs		2.6		μs

6 Parameter Measurement Information

6.1 GaN Power FET Switching Parameters

Figure 6-1 shows the circuit used to measure the GaN power FET switching parameters. The circuit is operated as a double-pulse tester. Consult external references for double-pulse tester details. The circuit is placed in the boost configuration to measure the low-side GaN switching parameters. The circuit is placed in the buck configuration to measure the high-side GaN switching parameters. The GaN FET not being measured in each configuration (high-side in the boost and low-side in the buck) acts as the double-pulse tester diode and circulates the inductor current in the off-state, third-quadrant conduction mode. Table 6-1 shows the details for each configuration.




Figure 6-1. GaN Power FET Switching Parameters Test Circuit

Table 6-1. GaN Power FET Switching Parameters Test Circuit Configuration Details


CONFIGURATION	GaN FET UNDER TEST	GaN FET ACTING AS DIODE	S _{BOOST}	S _{BUCK}	V _{INL}	V _{INH}	V _{GDH}
Boost	Low-side	High-side	Closed	Open	Double-pulse waveform	0V	0V
Buck	High-side	Low-side	Open	Closed	0V	Double-pulse waveform	0V
Buck	High-side	Low-side	Open	Closed	0V	0V	Double-pulse waveform

Figure 6-2 shows the GaN power FET switching parameters.

The GaN power FET turn-on transition has three timing components: drain-current turn-on delay time $t_{d(on)(I_{drain})}$, turn-on delay time $t_{d(on)}$, and turn-on rise time $t_{r(on)}$. Note that the turn-on rise time is the same as the V_{DS} 80% to 20% fall time. All three turn-on timing components are a function of the RDRVx pin setting.

The GaN power FET turn-off transition has two timing components: turn-off delay time $t_{d(off)}$, and turn-off fall time $t_{f(off)}$. Note that the turn-off fall time is the same as the V_{DS} 20% to 80% rise time. The turn-off timing components are independent of the RDRVx pin setting, but heavily dependent on the I_{HB} current.

The turn-on slew rate is measured over a turn-on rise time voltage delta (240V) to obtain a slew rate which is useful for EMI design. The RDRVx pin is used to program the slew rate.



6-2. GaN Power FET Switching Parameters

ADVANCE INFORMATION

7 Detailed Description

7.1 Overview

The LMG2650 is a highly-integrated 650V 95mΩ GaN power-FET half bridge intended for use in switch-mode power-supply applications. The LMG2650 combines the half-bridge power FETs, gate drivers, low-side current-sense emulation function, high-side gate-drive level shifter, and bootstrap diode function in a 6mm by 8mm QFN package.

The 650V rated GaN FETs support the high voltages encountered in off-line power switching applications. The GaN FETs low output-capacitive charge reduces both the time and energy needed for power converter switching and is the key characteristic needed to create small, efficient power converters.

The LMG2650 internal gate drivers regulate the GaN FET gate voltage for optimum on-resistance. Internal drivers also reduce total gate inductance and GaN FET common-source inductance for improved switching performance. The low-side / high-side GaN FET turn-on slew rates can be individually programmed to one of four discrete settings for design flexibility with respect to power loss, switching-induced ringing, and EMI.

Current-sense emulation places a scaled replica of the low-side drain current on the output of the CS pin. The CS pin is terminated with a resistor to AGND to create the current-sense input signal to the external power supply controller. This CS pin resistor replaces the traditional current-sense resistor, placed in series with the low-side GaN FET source, at significant power and space savings. Furthermore, with no current-sense resistor in series with the GaN source, the low-side GaN FET thermal pad (SL pin) can be connected directly to the PCB power ground, improving system thermal performance.

The high-side GaN FET is controlled by both the low-side referenced INH pin and high-side referenced GDH pin allowing the LMG2650 to interface with controllers that employ either high-side gate drive reference scheme. The internal high-side gate-drive level-shifter reliably transmits the INH signal to the high-side with minimal impact to device quiescent current and no impact to device start-up time.


The bootstrap diode function between AUX and BST is implemented with a smart-switched GaN bootstrap FET. The switched GaN bootstrap FET allows more complete charging of the BST-to-SW capacitor since the on-state GaN bootstrap FET does not have the forward voltage drop of a traditional bootstrap diode. The smart-switched GaN bootstrap FET also avoids the traditional bootstrap diode problem of BST-to-SW capacitor overcharging due to off-state third-quadrant current flow in the low-side half-bridge GaN power FET. Finally, the bootstrap function has more efficient switching due to low capacitance and no reverse-recovery charge compared to the traditional bootstrap diode.

The AUX input supply wide voltage range is compatible with the corresponding wide range supply rail created by power supply controllers. The BST input supply range is even wider on the low end to account for capacitive droop in between bootstrap recharge cycles. Low AUX/BST idle quiescent currents and fast BST start-up time support converter burst-mode operation critical for meeting government light-load efficiency mandates. Further AUX quiescent current reduction is obtained by placing the device in standby mode with the EN pin.

The EN, INL, INH, and GDH control pins have high input impedance, low input threshold voltage and maximum input voltage equal to the local supply pin voltage (AUX or BST to SW). This allows the pins to support both low voltage and high voltage input signals and be driven with low-power outputs.

The LMG2650 protection features are low-side / high-side under-voltage lockout (UVLO), INL/INH input gate-drive interlock, low-side/high-side cycle-by-cycle current limit, and low-side/high-side overtemperature shut down. The UVLO features also help achieve well-behaved converter operation. The low-side overtemperature shut down is reported on the open drain $\overline{\text{FLT}}$ output.

7.2 Functional Block Diagram



ADVANCE INFORMATION

7.3 Feature Description

7.3.1 GaN Power FET Switching Capability

Due to the silicon FET's long reign as the dominant power-switch technology, many designers are unaware that the nameplate drain-source voltage cannot be used as an equivalent point to compare devices across technologies. The nameplate drain-source voltage of a silicon FET is set by the avalanche breakdown voltage. The nameplate drain-source voltage of a GaN FET is set by the long term compliance to data sheet specifications.

Exceeding the nameplate drain-source voltage of a silicon FET can lead to immediate and permanent damage. Meanwhile, the breakdown voltage of a GaN FET is much higher than the nameplate drain-source voltage. For example, the breakdown drain-source voltage of the LMG2650 GaN power FET is more than 800V which allows the LMG2650 to operate at conditions beyond an identically nameplate rated silicon FET.

The LMG2650 GaN power FET switching capability is explained with the assistance of [Figure 7-1](#). The figure shows the drain-source voltage versus time for the LMG2650 GaN power FET for three distinct switch cycles in a switching application. No claim is made about the switching frequency or duty cycle. The LMG2650 GaN power FETs can be turned on in continuous-conduction mode (CCM) hard switching, zero-voltage switching (ZVS), and discontinuous-conduction mode (DCM) switching conditions.




Figure 7-1. GaN Power FET Switching Capability

Each cycle starts before t_0 with the FET in the on state. At t_0 the GaN FET turns off and parasitic elements cause the drain-source voltage to ring at a high frequency. The high frequency ringing has damped out by t_1 . Between t_1 and t_2 the FET drain-source voltage is set by the characteristic response of the switching application. The characteristic is shown as a flat line (plateau), but other responses are possible. At t_2 the GaN FET turns on. For rare surge events, the transient ring voltage is limited to 800V and the plateau voltage is limited to 720V.

7.3.2 Turn-On Slew-Rate Control

The turn-on slew rate of both the low-side and high-side GaN power FETs are individually programmed to one of four discrete settings. The low-side slew rate is programmed by the resistance between the RDRV L and AGND pins. The high-side slew rate is programmed by the resistance between the RDRV H and SW pins. The low-side slew-rate setting is determined one time during AUX power up when the AUX voltage goes above the AUX power-on reset voltage. The high-side slew-rate setting is determined one time during BST-to-SW power up when the BST-to-SW voltage goes above the BST power-on reset voltage. The slew-rate setting determination time is not specified but is around 0.4 μ s.

表 7-1 shows the recommended typical resistance programming value for the four slew rate settings and the typical turn-on slew rate at each setting. As noted in the table, an open-circuit connection is acceptable for programming slew-rate setting 0 and a short-circuit connection (RDRV L shorted to AGND for the low-side turn-on slew rate) (RDRV H shorted to SW for the high-side turn-on slew rate) is acceptable for programming slew-rate setting 3.

表 7-1. Slew-Rate Setting

TURN-ON SLEW RATE SETTING	RECOMMENDED TYPICAL PROGRAMMING RESISTANCE (k Ω)	TYPICAL TURN-ON SLEW RATE (V/ns)	COMMENT
0	120	2	Open-circuit connection for programming resistance is acceptable.
1	47	9	
2	22	50	
3	5.6	80	Short-circuit connection for programming resistance (RDRV L shorted to AGND for low-side slew rate) (RDRV H shorted to SW for high-side slew rate) is acceptable.

7.3.3 Current-Sense Emulation

The current-sense emulation function creates a scaled replica of the GaN power FET positive drain current at the output of the CS pin. The current-sense emulation gain, G_{CSE} , is 0.554mA output from the CS pin, I_{CS} , for every 1A passing into the drain of the low-side GaN power FET, I_D .

$$G_{CSE} = I_{CS} / I_D = 0.554\text{mA} / 1\text{A} = 0.000554 \quad (1)$$

The CS pin is terminated with a resistor to AGND, R_{CS} , to create the current-sense voltage input signal to the external power supply controller.

R_{CS} is determined by solving for the traditional current-sense design resistance, $R_{CS(\text{trad})}$, and multiplying by the inverse of G_{CSE} . The traditional current-sense design creates the current-sense voltage, $V_{CS(\text{trad})}$, by passing the GaN power FET drain current, I_D , through $R_{CS(\text{trad})}$. The LMG2650 creates the current-sense voltage, V_{CS} , by passing the CS pin output current, I_{CS} , through R_{CS} . The current-sense voltage must be the same for both designs.

$$V_{CS} = I_{CS} \times R_{CS} = V_{CS(\text{trad})} = I_D \times R_{CS(\text{trad})} \quad (2)$$

$$R_{CS} = I_D / I_{CS} \times R_{CS(\text{trad})} = 1 / G_{CSE} \times R_{CS(\text{trad})} \quad (3)$$

$$R_{CS} = 1,805 \times R_{CS(\text{trad})} \quad (4)$$

The CS pin is clamped internally to a typical 2.5V. The clamp protects vulnerable power-supply controller current-sense input pins from over voltage if, for example, the current sense resistor on the CS pin were to become disconnected.

Figure 7-2 shows the current-sense emulation operation. In both cycles, the CS pin current emulates the GaN power FET drain current while the GaN FET is enabled. The first cycle shows normal operation where the controller turns off the GaN power FET when the controller current-sense input threshold is tripped. The second cycle shows a fault situation where the LMG2650 overcurrent protection turns off the GaN power FET before the controller current-sense input threshold is tripped. In this second cycle, the LMG2650 avoids a hung controller IN pulse by generating a fast-ramping artificial current-sense emulation signal to trip the controller current-sense input threshold. The artificial signal persists until the IN pin goes to logic-low which indicates the controller is back in control of switch operation.




Figure 7-2. Current-Sense Emulation Operation

7.3.4 Bootstrap Diode Function

The internal bootstrap diode function is implemented with a smart-switched GaN bootstrap FET. The GaN bootstrap FET blocks current in both directions between AUX and BST when the GaN bootstrap FET is turned off.

The bootstrap diode function is active when the low-side GaN power FET is turned on and inactive when the low-side GaN power FET is turned off. The GaN bootstrap FET is held off in the bootstrap diode inactive phase. The GaN bootstrap FET is turned on a single time at the beginning of the bootstrap active phase and is controlled as an ideal diode with diode current flowing from AUX to BST to charge the BST-to-SW capacitor. If a small reverse current from BST to AUX is detected after the GaN bootstrap FET is turned on, the GaN bootstrap FET is turned off for the remainder of the bootstrap active phase.

The bootstrap diode function implements a current limit to protect the GaN bootstrap FET when the BST-to-SW capacitor is significantly discharged at the beginning of the bootstrap active phase. If there is no current limit situation during the GaN bootstrap FET turn on, or if the bootstrap function drops out of current limit as the BST-to-SW capacitor charges, the current limit function is disabled for the remainder of the GaN bootstrap FET turn-on time. The current limit function is disabled to save quiescent current.

7.3.5 Input Control Pins (EN, INL, INH, GDH)

The EN pin is referenced to AGND and is used to toggle the device between the active and standby modes described in the *Device Functional Modes* section.

The INL pin is referenced to AGND and is used to turn the low-side GaN power FET on and off.

The INH pin is referenced to AGND and is used to turn the high-side GaN power FET on and off. The INH pin is compatible with controllers that use a low-side referenced gate drive signal to control the high-side GaN power FET.

The GDH pin is referenced to SW and is used to turn the high-side GaN power FET on and off. The GDH pin is compatible with controllers that use a high-side referenced signal to control the high-side GaN power FET.

The LMG2650 is intended to be used with either the INH pin or the GDH pin controlling the high-side GaN power FET. Short the unused pin to its reference (INH to AGND or GDH to SW).

The input control pins have a typical 1V input-voltage-threshold hysteresis for noise immunity. The pins also have a typical 400k Ω pull-down resistance to protect against floating inputs. The 400k Ω saturates for typical input voltages above 4V to limit the maximum input pull-down current to a typical 10 μ A. There are individual forward based ESD diodes from the EN, INL, and INH pins to the AUX pin. Avoid driving the EN, INL, and INH voltages higher than the AUX voltage. There is also a forward based ESD diode from the GDH pin to the BST pin. Avoid driving the GDH-to-SW voltage higher than the BST-to-SW voltage.

The INL turn-on action is blocked by the following conditions:

- Standby mode (as set by the EN pin above)
- INH in control of the INL/INH interlock
- AUX under-voltage lockout (UVLO)
- Low-side overtemperature protection
- Low-side GaN Power FET overcurrent protection

The INH turn-on action is blocked by the following conditions

- Standby mode (as set by the EN pin above)
- INL in control of the INL/INH interlock
- AUX UVLO
- Low-side overtemperature protection
- BST UVLO
- High-side overcurrent protection

The GDH turn-on action is blocked by the following conditions

- BST UVLO
- High-side overtemperature protection
- High-side overcurrent protection

Note that the INH pin is blocked by the low-side temperature protection while the GDH pin is blocked by the high-side temperature protection.

All the blocking conditions except the INL/INH interlock and the overcurrent protection act independently of the INL, INH, or GDH logic state. [Figure 7-3](#) shows the operation of these control-input independent blocking conditions.




Figure 7-3. Control-Input-Independent Blocking Condition Operation

The INL/INH Interlock blocking action is described in the *INL - INH Interlock* section. Meanwhile, the overcurrent protection blocking action only asserts after the control input has turned on its respective GaN power FET. See the *Overcurrent Protection* section for the details.

7.3.6 INL - INH Interlock

The interlock function keeps the low-side and high-side GaN power FETs from being simultaneously turned on when the INL and INH pins are both logic-high. Either the INL or the INH pin gains control of the interlock if either pin is logic high when the other pin is logic low. Once the INL or INH pin gains control of the interlock, it retains control as long as it remains logic high. Only the INL or INH pin in control of the interlock passes a logic-high signal through the interlock.

Note that there is no interlock feature regarding the GDH pin. This means it is possible to simultaneously turn on the low-side and high-side GaN power FETs if the INL and GDH pins are both logic-high.

7.3.7 AUX Supply Pin

The AUX pin is the input supply for the low-side internal circuits and is the power source to charge the BST-to-SW capacitor through the internal bootstrap diode function. The AUX external capacitance is recommended to be a ceramic capacitor that is at least three times larger than the BST-to-SW external capacitance over operating conditions.

7.3.7.1 AUX Power-On Reset

The AUX Power-On Reset disables all low-side functionality, including the INH pin function, if the AUX voltage is below the AUX Power-On Reset voltage. The AUX Power-On Reset voltage is not specified but is around 5V. The AUX Power-On Reset initiates the one-time determination of the low-side slew-rate setting programmed on the RDRV1 pin if the AUX voltage goes above the AUX Power-On Reset voltage. The AUX Power-On Reset enables the low-side overtemperature protection function if the AUX voltage is above the AUX Power-On Reset voltage.

7.3.7.2 AUX Under-Voltage Lockout (UVLO)

The AUX UVLO blocks the INL pin from turning on the low-side GaN power FET and blocks the INH pin from turning on the high-side GaN power FET if the AUX voltage is below the AUX UVLO voltage. [Figure 7-3](#) shows the AUX UVLO blocking operation. The AUX UVLO voltage is set higher than the BST UVLO voltage so the high-

side GaN power FET can be operated when the low-side GaN power FET is operating. The voltage separation between the AUX UVLO voltage and BST UVLO voltage accounts for operating conditions where the bootstrap charging of the BST-to-SW capacitor from the AUX supply is incomplete. The AUX UVLO voltage hysteresis prevents on-off chatter near the UVLO voltage trip point.

7.3.8 BST Supply Pin


The BST pin is the input supply for the high-side internal circuits. The BST pin and corresponding high-side circuits are referenced to the SW pin. The BST pin is powered by the low-side AUX Supply pin through the internal bootstrap diode function. The bootstrap function is inactive when the low-side GaN FET is off and the BST pin must rely on an external BST-to-SW capacitor for the BST power source.


Designing the BST-to-SW capacitance is a trade-off between high-side charge-up time and hold-up time. The BST-to-SW external capacitance is recommended to be a ceramic capacitor that is at least 10nF over operating conditions.


7.3.8.1 BST Power-On Reset

The BST Power-On Reset voltage is with respect to the SW pin. The BST Power-On Reset disables all high-side functionality if the BST-to-SW voltage is below the BST Power-On Reset voltage. The BST Power-On Reset voltage is not specified but is around 5V. The BST Power-On Reset initiates the one-time determination of the high-side slew-rate setting programmed on the RDRVH pin if the BST-to-SW voltage goes above the BST Power-On Reset voltage.

7.3.8.2 BST Under-Voltage Lockout (UVLO)

The BST UVLO voltage is with respect to the SW pin. The BST UVLO blocks both the INH and GDH pins from turning on the high-side GaN power FET if the BST-to-SW voltage is below the applicable BST UVLO voltage as described as follows.  7-3 shows the BST UVLO blocking operation. The BST UVLO consists of two separate UVLO functions to create a two-level BST UVLO. The upper BST UVLO is called the BST Turn-On UVLO and only controls if the high-side GaN power FET is allowed to turn on. The lower BST UVLO is called the BST Turn-Off UVLO and only controls if the high-side GaN power FET is turned off after the high-side GaN power FET is already turned on. The operation of the two-level UVLO is not the same as a single UVLO with hysteresis.

 7-4 shows the two-level BST UVLO operation. The BST Turn-On UVLO prevents the high-side GaN power FET from turning on, for INH or GDH logic-high, if the BST-to-SW voltage is below the BST Turn-On UVLO voltage (INH/GDH pulse #1, first portion of pulse #2, and pulse #5). After the high-side GaN power FET is successfully turned-on, the BST Turn-On UVLO is ignored and the BST Turn-Off UVLO output is watched for the remainder of the INH or GDH logic-high pulse (INH/GDH second portion of pulse #2, pulses #3, #4, and #6). The BST Turn-Off UVLO turns off the high-side GaN power FET for the remainder of the INH/GDH logic-high pulse if the BST-to-SW voltage falls below the BST Turn-Off UVLO voltage (INH/GDH pulse #6).



 7-4. BST UVLO Operation

The effective voltage hysteresis of the two-level BST UVLO is the difference between the upper and lower BST UVLO voltages. A single-level BST UVLO can be implemented with the same hysteresis but allows subsequent high-side GaN power FET turn on anywhere in the hysteresis range. A single-level BST UVLO allows INH/GDH

pulse #5 to turn on the high-side GaN power. The two-level UVLO design prevents any turn on in the hysteresis range.

The two-level BST UVLO allows a wide hysteresis while making sure the BST-to-SW capacitor is adequately charged at the beginning of every INH or GDH pulse. The wide hysteresis allows a smaller BST-to-SW capacitor to be used which is useful for faster high-side start-up time. The adequate capacitor charge at the beginning of the INH or GDH pulse helps make sure the high-side GaN power FET is not turned-off early in the INH or GDH pulse which can create erratic converter operation.

7.3.9 Overcurrent Protection

The LMG2650 implements cycle-by-cycle overcurrent protection for both half-bridge GaN power FETs. [Figure 7-5](#) shows the cycle-by-cycle overcurrent operation. Every INL or INH or GDH logic-high cycle turns on the controlled GaN power FET. If the GaN power FET drain current exceeds the overcurrent threshold current, the overcurrent protection turns off the GaN power FET for the remainder of the INL or INH or GDH logic-high duration.




Figure 7-5. Cycle-by-Cycle Overcurrent Protection Operation

An overcurrent protection event is not reported on the $\overline{\text{FLT}}$ pin. Cycle-by-cycle overcurrent protection minimizes system disruption because the event is not reported and because the protection allows the GaN power FET to turn on every INL or INH or GDH cycle.

As described in the *Current-Sense Emulation* section, an artificial CS pin current is produced after the low-side GaN power FET is turned off by the low-side overcurrent protection in order to prevent the controller from entering a hung state.

7.3.10 Overtemperature Protection

The LMG2650 implements separate overtemperature protection for both the low-side and high-side device circuits. The low-side overtemperature protection blocks the INL pin from turning on the low-side GaN power FET and blocks the INH pin from turning on the high-side GaN power FET if the low-side temperature is above the overtemperature protection temperature. The high-side overtemperature protection blocks the GDH pin from turning on the high-side GaN power FET if the high-side temperature is above the overtemperature protection temperature. [Figure 7-3](#) shows the overtemperature blocking operation. The overtemperature protection hysteresis avoids erratic thermal cycling.

The low-side overtemperature protection is enabled when the AUX voltage is above the AUX Power-On Reset voltage. The low AUX Power-On Reset voltage helps the overtemperature protection remain operational when the AUX rail droops during a power converter cool-down phase. The high-side overtemperature protection is enabled when the BST-to-SW voltage is above the BST Power-On Reset voltage.

A low-side overtemperature fault is reported on the $\overline{\text{FLT}}$ pin when the low-side overtemperature protection is asserted. This is the only fault event reported on the $\overline{\text{FLT}}$ pin.

7.3.11 Fault Reporting

The LMG2650 only reports a low-side overtemperature fault. A low-side overtemperature fault is reported on the $\overline{\text{FLT}}$ pin when the low-side overtemperature protection function is asserted. The $\overline{\text{FLT}}$ pin is an active low open-drain output so the pin pulls low when there is a low-side overtemperature fault.

7.4 Device Functional Modes

The LMG2650 has two modes of operation controlled by the EN pin. The device is in Active mode when the EN pin is logic high and in Standby mode when the EN pin is logic low. In active mode, the half-bridge GaN power FETs are controlled by the INL, INH, and GDH pins. In Standby mode, the INL and INH pins are ignored, the low-side GaN power FET and bootstrap diode are held off, the INH pin is blocked from turning on the high-side FET, and the AUX quiescent current is reduced to the AUX standby quiescent current. Note that in Standby mode the high-side GaN power FET can still be controlled by the GDH pin if the BST pin is powered by an external source.

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


DATE	REVISION	NOTES
May 2024	*	Initial Release

ADVANCE INFORMATION

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

RFB0019A PACKAGE OUTLINE VQFN - 1.05 mm max height PLASTIC QUAD FLAT PACK- NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RFB0019A

VQFN - 1.05 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sl原因271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RFB0019A

VQFN - 1.05 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

ADVANCE INFORMATION

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XLMG2650RFBR	ACTIVE	VQFN	RFB	19	2000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4230245/C 01/2025

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated