

LMV84x CMOS入力、RRIO、低消費電力、広い電源電圧範囲の 4.5MHzオペアンプ

1 特長

- 特に記述のない限り、
 $T_A = 25^\circ\text{C}$ 、 $V^+ = 5\text{V}$ での標準値
- 小さな5ピンSC70パッケージ(2.00mm×1.25mm×0.95mm)
- 広い電源電圧範囲: 2.7V~12V
- 3.3V、5V、 $\pm 5\text{V}$ 動作を保証
- 低消費電力: チャンネルごとに1mA
- ユニティ・ゲイン帯域幅: 4.5MHz
- オープンループ・ゲイン: 133dB
- 入力オフセット電圧: 最大500 μV
- 入力バイアス電流: 0.3pA
- CMRR 112dB、PSSR 108dB
- 入力電圧ノイズ: 20nV/ $\sqrt{\text{Hz}}$
- 温度範囲: -40°C ~ 125°C
- レール・ツー・レール入出力(RRIO)

2 アプリケーション

- 高インピーダンスのセンサ・インターフェイス
- バッテリー駆動の計測機器
- 高ゲインおよび計装用のアンプ
- DACバッファおよびアクティブ・フィルタ

3 概要

LMV84xデバイスは、低電圧で低消費電力のオペアンプで、2.7V~12Vの範囲の電源電圧で動作し、レール・ツー・レールの入出力機能を持ちます。オフセット電圧と消費電流が低く、CMOS入力であるため、高インピーダンスのセンサ・インターフェイスやバッテリー駆動のアプリケーションに理想的です。


シングルのLMV841は、省スペースの5ピンSC70パッケージで、デュアルのLMV842は8ピンのVSSOPおよび8ピンのSOICパッケージで、クワッドのLMV844は14ピンのTSSOPおよび14ピンのSOICパッケージで供給されます。これらの小型パッケージは、面積が制限されるPCBや携帯電子機器に理想的なソリューションです。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LMV841	SC70 (5)	2.00mm×1.25mm
LMV842	VSSOP (8)	3.00mm×3.00mm
	SOIC (8)	4.90mm×3.91mm
LMV844	SOIC (14)	8.65mm×3.91mm
	TSSOP (14)	5.00mm×4.40mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

代表的なアプリケーション



Copyright © 2016, Texas Instruments Incorporated



目次

1	特長	1	7.4	Device Functional Modes	17
2	アプリケーション	1	7.5	Interfacing to High Impedance Sensor	20
3	概要	1	8	Application and Implementation	21
4	改訂履歴	2	8.1	Application Information	21
5	Pin Configuration and Functions	3	8.2	Typical Applications	21
6	Specifications	4	9	Power Supply Recommendations	25
6.1	Absolute Maximum Ratings	4	10	Layout	25
6.2	ESD Ratings	4	10.1	Layout Guidelines	25
6.3	Recommended Operating Conditions	4	10.2	Layout Example	25
6.4	Thermal Information	4	11	デバイスおよびドキュメントのサポート	26
6.5	Electrical Characteristics – 3.3 V	5	11.1	関連リンク	26
6.6	Electrical Characteristics – 5 V	6	11.2	ドキュメントの更新通知を受け取る方法	26
6.7	Electrical Characteristics – ± 5 -V	7	11.3	コミュニティ・リソース	26
6.8	Typical Characteristics	10	11.4	商標	26
7	Detailed Description	16	11.5	静電気放電に関する注意事項	26
7.1	Overview	16	11.6	Glossary	26
7.2	Functional Block Diagram	16	12	メカニカル、パッケージ、および注文情報	26
7.3	Feature Description	16			


4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Revision H (July 2016) から Revision I に変更		Page
•	Changed <i>ESD Ratings</i> table footnotes to TI standard	4
•	Changed <i>Thermal Information</i> table	4
•	Changed Phase Margin vs C_L graphic	13
•	Changed Overshoot vs C_L graphic	14
Revision G (February 2013) から Revision H に変更		Page
•	「 <i>ESD</i> 定格」の表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
Revision F (February 2013) から Revision G に変更		Page
•	Changed layout of National Semiconductor Data Sheet to TI format	23

5 Pin Configuration and Functions


**DCK Package
5-Pin SC70
Top View**



**D or DGK Package
8-Pin SOIC and VSSOP
Top View**



**D or PW Package
14-Pin SOIC and TSSOP
Top View**



Pin Functions

PIN		DESCRIPTION
NAME	I/O.	
+IN	I	Noninverting Input
-IN	I	Inverting Input
OUT	O	Output
V+	P	Positive Supply
V-	P	Negative Supply

6 Specifications

6.1 Absolute Maximum Ratings

See ⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
V _{IN} differential		-300	300	mV
Supply voltage (V ⁺ – V ⁻)			13.2	V
Voltage at input and output pins		V ⁺ + 0.3	V ⁻ – 0.3	V
Input current			10	mA
Junction temperature ⁽³⁾			150	°C
Soldering information	Infrared or convection (20 s)		235	°C
	Wave soldering lead temperature (10 s)		260	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office / Distributors for availability and specifications.
- (3) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge		
	Human-body model (HBM) ⁽¹⁾	±2000	V
Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250		

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Temperature ⁽¹⁾		-40	125	°C
Supply voltage (V ⁺ – V ⁻)		2.7	12	V

- (1) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMV84x					UNIT
		DCK (SC70)	DGK (VSSOP)	D (SOIC)		PW (TSSOP)	
		5 PINS	8 PINS	8 PINS	14 PIN	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	269.9	179.2	121.4	85.4	113.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	93.8	69.2	65.7	43.5	38.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	48.8	99.7	62.0	39.8	56.3	°C/W
ψ _{JT}	Junction-to-top characterization parameter	2.0	10.0	16.5	9.2	3.1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	47.9	98.3	61.4	39.6	55.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

6.5 Electrical Characteristics – 3.3 V

Unless otherwise specified, all limits are ensured for $T_A = 25^\circ\text{C}$, $V^+ = 3.3\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+ / 2$, and $R_L > 10\text{ M}\Omega$ to $V^+ / 2$.⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V_{OS}	Input offset voltage			-500	±50	500	μV
		at the temperature extremes		-800		800	
TCV_{OS}	Input offset voltage drift ⁽⁴⁾				0.5		$\mu\text{V}/^\circ\text{C}$
		at the temperature extremes		-5		5	
I_B	Input bias current ⁽⁴⁾ ⁽⁵⁾				0.3	10	pA
		at the temperature extremes				300	
I_{OS}	Input offset current				40		fA
$CMRR$	Common-mode rejection ratio LMV841	$0\text{ V} \leq V_{CM} \leq 3.3\text{ V}$		84	112		dB
			at the temperature extremes	80			
	Common-mode rejection ratio LMV842 and LMV844	$0\text{ V} \leq V_{CM} \leq 3.3\text{ V}$		77	106		dB
			at the temperature extremes	75			
$PSRR$	Power supply rejection ratio	$2.7\text{ V} \leq V^+ \leq 12\text{ V}$, $V_O = V^+ / 2$		86	108		dB
			at the temperature extremes	82			
$CMVR$	Input common-mode voltage range	CMRR $\geq 50\text{ dB}$, at the temperature extremes		-0.1		3.4	V
A_{VOL}	Large signal voltage gain	$R_L = 2\text{ k}\Omega$ $V_O = 0.3\text{ V to } 3\text{ V}$		100	123		dB
			at the temperature extremes	96			
		$R_L = 10\text{ k}\Omega$ $V_O = 0.2\text{ V to } 3.1\text{ V}$		100	131		dB
			at the temperature extremes	96			
V_O	Output swing high, (measured from V^+)	$R_L = 2\text{ k}\Omega$ to $V^+/2$			52	80	mV
			at the temperature extremes			120	
		$R_L = 10\text{ k}\Omega$ to $V^+/2$			28	50	mV
	Output swing low, (measured from V^-)	$R_L = 2\text{ k}\Omega$ to $V^+/2$			65	100	mV
			at the temperature extremes			120	
		$R_L = 10\text{ k}\Omega$ to $V^+/2$			33	65	mV
					75	mV	

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is ensured by design and/or characterization and is not tested in production.

(5) Positive current corresponds to current flowing into the device.

Electrical Characteristics – 3.3 V (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^\circ\text{C}$, $V^+ = 3.3\text{ V}$, $V^- = 0\text{ V}$, $V_{\text{CM}} = V^+ / 2$, and $R_L > 10\text{ M}\Omega$ to $V^+ / 2$.⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
I_O	Output short-circuit current ⁽⁶⁾⁽⁷⁾	Sourcing $V_O = V^+ / 2$ $V_{\text{IN}} = 100\text{ mV}$		20	32	mA
			at the temperature extremes	15		
		Sinking $V_O = V^+ / 2$ $V_{\text{IN}} = -100\text{ mV}$		20	27	mA
			at the temperature extremes	15		
I_S	Supply current	Per channel		0.93	1.5	mA
			at the temperature extremes			
SR	Slew rate ⁽⁸⁾	$A_V = 1$, $V_O = 2.3\text{ V}_{\text{PP}}$ 10% to 90%		2.5		V/ μs
GBW	Gain bandwidth product			4.5		MHz
Φ_m	Phase margin			67		Deg
e_n	Input-referred voltage noise	$f = 1\text{ kHz}$		20		nV/ $\sqrt{\text{Hz}}$
R_{OUT}	Open-loop output impedance	$f = 3\text{ MHz}$		70		Ω
THD+N	Total harmonic distortion + noise	$f = 1\text{ kHz}$, $A_V = 1$ $R_L = 10\text{ k}\Omega$		0.005%		
C_{IN}	Input capacitance			7		pF

(6) The maximum power dissipation is a function of $T_{\text{J(MAX)}}$, $R_{\theta\text{JA}}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{\text{J(MAX)}} - T_A) / R_{\theta\text{JA}}$. All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

6.6 Electrical Characteristics – 5 V

Unless otherwise specified, all limits are ensured for $T_A = 25^\circ\text{C}$, $V^+ = 5\text{ V}$, $V^- = 0\text{ V}$, $V_{\text{CM}} = V^+ / 2$, and $R_L > 10\text{ M}\Omega$ to $V^+ / 2$.⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V_{OS}	Input offset voltage		-500	± 50	500	μV
		at the temperature extremes	-800		800	
TCV_{OS}	Input offset voltage drift ⁽⁴⁾			0.35		$\mu\text{V}/^\circ\text{C}$
		at the temperature extremes	-5		5	
I_B	Input bias current ⁽⁴⁾⁽⁵⁾			0.3	10	pA
		at the temperature extremes			300	
I_{OS}	Input offset current			40		fA
CMRR	Common-mode rejection ratio LMV841	$0\text{ V} \leq V_{\text{CM}} \leq 5\text{ V}$		86	112	dB
			at the temperature extremes	80		
	Common-mode rejection ratio LMV842 and LMV844	$0\text{ V} \leq V_{\text{CM}} \leq 5\text{ V}$		81	106	dB
			at the temperature extremes	79		
PSRR	Power supply rejection ratio	$2.7\text{ V} \leq V^+ \leq 12\text{ V}$, $V_O = V^+ / 2$		86	108	dB
			at the temperature extremes	82		

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is ensured by design and/or characterization and is not tested in production.

(5) Positive current corresponds to current flowing into the device.

Electrical Characteristics – 5 V (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^\circ\text{C}$, $V^+ = 5\text{ V}$, $V^- = 0\text{ V}$, $V_{\text{CM}} = V^+ / 2$, and $R_L > 10\text{ M}\Omega$ to $V^+ / 2$.⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
CMVR	Input common-mode voltage range	CMRR $\geq 50\text{ dB}$, at the temperature extremes		-0.2		5.2	V
A _{VOL}	Large signal voltage gain	R _L = 2 k Ω V _O = 0.3V to 4.7 V		100	125		dB
			at the temperature extremes	96			
A _{VOL}	Large signal voltage gain	R _L = 10 k Ω V _O = 0.2V to 4.8V		100	133		dB
			at the temperature extremes	96			
V _O	Output swing high, (measured from V ⁺)	R _L = 2 k Ω to V ⁺ /2			68	100	mV
			at the temperature extremes			120	
	Output swing low, (measured from V ⁻)	R _L = 10 k Ω to V ⁺ /2			32	50	mV
			at the temperature extremes			70	
Output swing low, (measured from V ⁻)	R _L = 2 k Ω to V ⁺ /2			78	120	mV	
		at the temperature extremes			140		
Output swing low, (measured from V ⁻)	R _L = 10 k Ω to V ⁺ /2			38	70	mV	
		at the temperature extremes			80		
I _O	Output short-circuit current ^{(6) (7)}	Sourcing V _O = V ⁺ /2 V _{IN} = 100 mV		20	33		mA
			at the temperature extremes	15			
I _O	Output short-circuit current ^{(6) (7)}	Sinking V _O = V ⁺ /2 V _{IN} = -100 mV		20	28		mA
			at the temperature extremes	15			
I _S	Supply current	Per channel			0.96	1.5	mA
			at the temperature extremes			2	
SR	Slew rate ⁽⁸⁾	A _V = 1, V _O = 4 V _{PP} 10% to 90%			2.5		V/ μs
GBW	Gain bandwidth product				4.5		MHz
Φ_m	Phase margin				67		Deg
e _n	Input-referred voltage noise	f = 1 kHz			20		nV/ $\sqrt{\text{Hz}}$
R _{OUT}	Open-loop output impedance	f = 3 MHz			70		Ω
THD+N	Total harmonic distortion + noise	f = 1 kHz, A _V = 1 R _L = 10 k Ω			0.003%		
C _{IN}	Input capacitance				6		pF

(6) The maximum power dissipation is a function of $T_{\text{J(MAX)}}$, $R_{\theta\text{JA}}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{\text{J(MAX)}} - T_A) / R_{\theta\text{JA}}$. All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

6.7 Electrical Characteristics – $\pm 5\text{-V}$

Unless otherwise specified, all limits are ensured for $T_A = 25^\circ\text{C}$, $V^+ = 5\text{ V}$, $V^- = -5\text{ V}$, $V_{\text{CM}} = 0\text{ V}$, and $R_L > 10\text{ M}\Omega$ to V_{CM} .⁽¹⁾

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

Electrical Characteristics – ±5-V (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^\circ\text{C}$, $V^+ = 5\text{ V}$, $V^- = -5\text{ V}$, $V_{\text{CM}} = 0\text{ V}$, and $R_L > 10\text{ M}\Omega$ to V_{CM} .⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
V_{OS}	Input offset voltage			-500	±50	500	μV	
			at the temperature extremes	-800		800		
TCV_{OS}	Input offset voltage drift ⁽⁴⁾				0.25		$\mu\text{V}/^\circ\text{C}$	
			at the temperature extremes		-5	5		
I_{B}	Input bias current ^{(4) (5)}				0.3	10	pA	
			at the temperature extremes			300		
I_{OS}	Input offset current				40		fA	
CMRR	Common-mode rejection ratio LMV841	$-5\text{ V} \leq V_{\text{CM}} \leq 5\text{ V}$		86	112		dB	
			at the temperature extremes	80				
CMRR	Common-mode rejection ratio LMV842 and LMV844	$-5\text{ V} \leq V_{\text{CM}} \leq 5\text{ V}$		86	106		dB	
			at the temperature extremes	80				
PSRR	Power supply rejection ratio	$2.7\text{ V} \leq V^+ \leq 12\text{ V}$, $V_{\text{O}} = 0\text{ V}$		86	108		dB	
				at the temperature extremes	82			
CMVR	Input common-mode voltage range		CMRR $\geq 50\text{ dB}$			-5.2	5.2	V
A_{VOL}	Large signal voltage gain	$R_L = 2\text{ k}\Omega$ $V_{\text{O}} = -4.7\text{ V to } 4.7\text{ V}$		100	126		dB	
				at the temperature extremes	96			
A_{VOL}	Large signal voltage gain	$R_L = 10\text{ k}\Omega$ $V_{\text{O}} = -4.8\text{ V to } 4.8\text{ V}$		100	136		dB	
				at the temperature extremes	96			
V_{O}	Output swing high, (measured from V^+)	$R_L = 2\text{ k}\Omega$ to 0 V			95	130	mV	
				at the temperature extremes				155
				$R_L = 10\text{ k}\Omega$ to 0 V			44	75
	Output swing low, (measured from V^-)	$R_L = 2\text{ k}\Omega$ to 0 V			105	160	mV	
				at the temperature extremes				200
				$R_L = 10\text{ k}\Omega$ to 0 V			52	80
I_{O}	Output short-circuit current ^{(6) (7)}	Sourcing $V_{\text{O}} = 0\text{ V}$ $V_{\text{IN}} = 100\text{ mV}$		20	37		mA	
				at the temperature extremes	15			
		Sinking $V_{\text{O}} = 0\text{ V}$ $V_{\text{IN}} = -100\text{ mV}$		20	29		mA	
				at the temperature extremes	15			

(2) Limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is ensured by design and/or characterization and is not tested in production.

(5) Positive current corresponds to current flowing into the device.

(6) The maximum power dissipation is a function of $T_{\text{J(MAX)}}$, $R_{\theta\text{JA}}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_{\text{D}} = (T_{\text{J(MAX)}} - T_A) / R_{\theta\text{JA}}$. All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.

Electrical Characteristics – ±5-V (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^\circ\text{C}$, $V^+ = 5\text{ V}$, $V^- = -5\text{ V}$, $V_{CM} = 0\text{ V}$, and $R_L > 10\text{ M}\Omega$ to V_{CM} .⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
I_S	Supply current	Per channel at the temperature extremes	1.03	1.7		mA
				2		
SR	Slew rate ⁽⁸⁾	$A_V = 1$, $V_O = 9\text{ V}_{PP}$ 10% to 90%		2.5		V/ μs
GBW	Gain bandwidth product			4.5		MHz
Φ_m	Phase margin			67		Deg
e_n	Input-referred voltage noise	$f = 1\text{ kHz}$		20		nV/ $\sqrt{\text{Hz}}$
R_{OUT}	Open-loop output impedance	$f = 3\text{ MHz}$		70		Ω
THD+N	Total harmonic distortion + noise	$f = 1\text{ kHz}$, $A_V = 1$ $R_L = 10\text{ k}\Omega$		0.006%		
C_{IN}	Input capacitance			3		pF

(8) Number specified is the slower of positive and negative slew rates.

6.8 Typical Characteristics

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = 5\text{ V}$. Unless otherwise specified.




Figure 1. V_{OS} vs V_{CM} Over Temperature at 3.3 V




Figure 2. V_{OS} vs V_{CM} Over Temperature at 5 V




Figure 3. V_{OS} vs V_{CM} Over Temperature at $\pm 5\text{ V}$




Figure 4. V_{OS} vs Supply Voltage




Figure 5. V_{OS} vs Temperature




Figure 6. DC Gain vs V_{OUT}

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = 5\text{ V}$. Unless otherwise specified.




Figure 7. Input Bias Current vs V_{CM}




Figure 8. Input Bias Current vs V_{CM}




Figure 9. Input Bias Current vs V_{CM}




Figure 10. Supply Current Per Channel vs Supply Voltage




Figure 11. Sinking Current vs Supply Voltage




Figure 12. Sourcing Current vs Supply Voltage

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = 5\text{ V}$. Unless otherwise specified.




Figure 13. Output Swing High vs Supply Voltage $R_L = 2\text{ k}\Omega$




Figure 14. Output Swing High vs Supply Voltage $R_L = 10\text{ k}\Omega$




Figure 15. Output Swing Low vs Supply Voltage $R_L = 2\text{ k}\Omega$




Figure 16. Output Swing Low vs Supply Voltage $R_L = 10\text{ k}\Omega$




Figure 17. Output Voltage Swing vs Load Current




Figure 18. Open-Loop Frequency Response Over Temperature

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = 5\text{ V}$. Unless otherwise specified.




Figure 19. Open-Loop Frequency Response Over Load Conditions




Figure 20. Phase Margin vs C_L




Figure 21. PSRR vs Frequency




Figure 22. CMRR vs Frequency




Figure 23. Channel Separation vs Frequency




Figure 24. Large Signal Step Response With Gain = 1

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = 5\text{ V}$. Unless otherwise specified.




Figure 25. Large Signal Step Response With Gain = 10




Figure 26. Small Signal Step Response With Gain = 1




Figure 27. Small Signal Step Response With Gain = 10




Figure 28. Slew Rate vs Supply Voltage




Figure 29. Overshoot vs C_L




Figure 30. Input Voltage Noise vs Frequency

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = 5\text{ V}$. Unless otherwise specified.




Figure 31. THD+N vs Frequency




Figure 32. THD+N vs V_{OUT}




Figure 33. Closed-Loop Output Impedance vs Frequency


7 Detailed Description

7.1 Overview

The LMV84x devices are operational amplifiers with near-precision specifications: low noise, low temperature drift, low offset, and rail-to-rail input and output. Possible application areas include instrumentation, medical, test equipment, audio, and automotive applications.

Its low supply current of 1 mA per amplifier, temperature range of -40°C to $+125^{\circ}\text{C}$, 12-V supply with CMOS input, and the small SC70 package for the LMV841 make the LMV84x a unique op amp family and a perfect choice for portable electronics.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Input Protection

The LMV84x devices have a set of anti-parallel diodes D_1 and D_2 between the input pins, as shown in [Figure 34](#). These diodes are present to protect the input stage of the amplifier. At the same time, they limit the amount of differential input voltage that is allowed on the input pins.

A differential signal larger than one diode voltage drop can damage the diodes. The differential signal between the inputs needs to be limited to ± 300 mV or the input current needs to be limited to ± 10 mA.

NOTE

When the op amp is slewing, a differential input voltage exists that forward-biases the protection diodes. This may result in current being drawn from the signal source. While this current is already limited by the internal resistors R_1 and R_2 (both $130\ \Omega$), a resistor of $1\ \text{k}\Omega$ can be placed in the feedback path, or a $500\text{-}\Omega$ resistor can be placed in series with the input signal for further limitation.

Feature Description (continued)




Figure 34. Protection Diodes Between the Input Pins

7.3.2 Input Stage

The input stage of this amplifier consists of both a PMOS and an NMOS input pair to achieve a rail-to-rail input range. For input voltages close to the negative rail, only the PMOS pair is active. Close to the positive rail, only the NMOS pair is active. In a transition region that extends from approximately 2 V below V^+ to 1 V below V^+ , both pairs are active, and one pair gradually takes over from the other. In this transition region, the input-referred offset voltage changes from the offset voltage associated with the PMOS pair to that of the NMOS pair. The input pairs are trimmed independently to ensure an input offset voltage of less than 0.5 mV at room temperature over the complete rail-to-rail input range. This also significantly improves the CMRR of the amplifier in the transition region.

NOTE

The CMRR and PSRR limits in the tables are large-signal numbers that express the maximum variation of the input offset of the amplifier over the full common-mode voltage and supply voltage range, respectively. When the common-mode input voltage of the amplifier is within the transition region, the small signal CMRR and PSRR may be slightly lower than the large signal limits.

7.4 Device Functional Modes

7.4.1 Driving Capacitive Load

The LMV84x can be connected as noninverting unity gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed on the output of an amplifier along with the output impedance of the amplifier creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response is under-damped, which causes peaking in the transfer. When there is too much peaking, the op amp might start oscillating.

The LMV84x can directly drive capacitive loads up to 100 pF without any stability issues. To drive heavier capacitive loads, an isolation resistor (R_{ISO}) must be used, as shown in Figure 35. By using this isolation resistor, the capacitive load is isolated from the output of the amplifier, and hence, the pole caused by C_L is no longer in the feedback loop. The larger the value of R_{ISO} , the more stable the output voltage is. If values of R_{ISO} are sufficiently large, the feedback loop is stable, independent of the value of C_L . However, larger values of R_{ISO} result in reduced output swing and reduced output current drive.

Device Functional Modes (continued)




Figure 35. Isolating Capacitive Load

7.4.2 Noise Performance

The LMV84x devices have good noise specifications and are frequently used in low-noise applications. Therefore it is important to determine the noise of the total circuit. Besides the input-referred noise of the op amp, the feedback resistors may have an important contribution to the total noise.

For applications with a voltage input configuration, in general it is beneficial to keep the resistor values low. In these configurations high resistor values mean high noise levels. However, using low resistor values will increase the power consumption of the application. This is not always acceptable for portable applications, so there is a trade-off between noise level and power consumption.

Besides the noise contribution of the signal source, three types of noise need to be taken into account for calculating the noise performance of an op amp circuit:

- Input-referred voltage noise of the op amp
- Input-referred current noise of the op amp
- Noise sources of the resistors in the feedback network, configuring the op amp

To calculate the noise voltage at the output of the op amp, the first step is to determine a total equivalent noise source. This requires the transformation of all noise sources to the same reference node. A convenient choice for this node is the input of the op amp circuit. The next step is to add all the noise sources. The final step is to multiply the total equivalent input voltage noise with the gain of the op amp configuration.

If the input-referred voltage noise of the op amp is already placed at the input, the user can use the input-referred voltage noise without further transferring. The input-referred current noise needs to be converted to an input-referred voltage noise. The current noise is negligibly small, as long as the equivalent resistance is not unrealistically large, so the user can leave the current noise out for these examples. That leaves the user with the noise sources of the resistors, being the thermal noise voltage. The influence of the resistors on the total noise can be seen in the following examples, one with high resistor values and one with low resistor values. Both examples describe an op amp configuration with a gain of 101 which gives the circuit a bandwidth of 44.5 kHz. The op amp noise is the same for both cases, that is, an input-referred noise voltage of $20 \text{ nV}/\sqrt{\text{Hz}}$ and a negligibly small input-referred noise current.




Figure 36. Noise Circuit

Device Functional Modes (continued)

To calculate the noise of the resistors in the feedback network, the equivalent input-referred noise resistance is needed. For the example in [Figure 36](#), this equivalent resistance R_{eq} can be calculated using [Equation 1](#):

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} \quad (1)$$

The voltage noise of the equivalent resistance can be calculated using [Equation 2](#):

$$e_{nr} = \sqrt{4kTR_{eq}}$$

where

- e_{nr} = thermal noise voltage of the equivalent resistor
 - R_{eq} (V/ \sqrt{Hz})
 - k = Boltzmann constant (1.38×10^{-23} J/K)
 - T = absolute temperature (K)
 - R_{eq} = resistance (Ω)
- (2)

The total equivalent input voltage noise is given by [Equation 3](#):

$$e_{n\ in} = \sqrt{e_{nv}^2 + e_{nr}^2}$$

where

- $e_{n\ in}$ = total input equivalent voltage noise of the circuit
 - e_{nv} = input voltage noise of the op amp
- (3)

The final step is multiplying the total input voltage noise by the noise gain using [Equation 4](#), which is in this case the gain of the op amp configuration:

$$e_{n\ out} = e_{n\ in} \times A_{noise} \quad (4)$$

The equivalent resistance for the first example with a resistor R_F of 10 M Ω and a resistor R_G of 100 k Ω at 25°C (298 K) equals [Equation 5](#):

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10\ M\Omega \times 100\ k\Omega}{10\ M\Omega + 100\ k\Omega} = 99\ k\Omega \quad (5)$$

Now the noise of the resistors can be calculated using [Equation 6](#), yielding:

$$\begin{aligned} e_{nr} &= \sqrt{4kTR_{eq}} \\ &= \sqrt{4 \times 1.38 \times 10^{-23}\ J/K \times 298\ K \times 99\ k\Omega} \\ &= 40\ nV/\sqrt{Hz} \end{aligned} \quad (6)$$

The total noise at the input of the op amp is calculated in [Equation 7](#):

$$\begin{aligned} e_{n\ in} &= \sqrt{e_{nv}^2 + e_{nr}^2} \\ &= \sqrt{(20\ nV/\sqrt{Hz})^2 + (40\ nV/\sqrt{Hz})^2} = 45\ nV/\sqrt{Hz} \end{aligned} \quad (7)$$

For the first example, this input noise, multiplied with the noise gain, in [Equation 8](#) gives a total output noise of:

$$\begin{aligned} e_{n\ out} &= e_{n\ in} \times A_{noise} \\ &= 45\ nV/\sqrt{Hz} \times 101 = 4.5\ \mu V/\sqrt{Hz} \end{aligned} \quad (8)$$

In the second example, with a resistor R_F of 10 k Ω and a resistor R_G of 100 Ω at 25°C (298 K), the equivalent resistance equals [Equation 9](#):

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10\ k\Omega \times 100\ \Omega}{10\ k\Omega + 100\ \Omega} = 99\ \Omega \quad (9)$$

The resistor noise for the second example is calculated in [Equation 10](#):

Device Functional Modes (continued)

$$\begin{aligned}
 e_{nr} &= \sqrt{4kTR_{eq}} \\
 &= \sqrt{4 \times 1.38 \times 10^{-23} \text{ J/K} \times 298 \text{ K} \times 99 \text{ } \Omega} \\
 &= 1 \text{ nV}/\sqrt{\text{Hz}}
 \end{aligned} \tag{10}$$

The total noise at the input of the op amp is calculated in [Equation 10](#):

$$\begin{aligned}
 e_{n \text{ in}} &= \sqrt{e_{nv}^2 + e_{nr}^2} \\
 &= \sqrt{(20 \text{ nV}/\sqrt{\text{Hz}})^2 + (1 \text{ nV}/\sqrt{\text{Hz}})^2} \\
 &= 20 \text{ nV}/\sqrt{\text{Hz}}
 \end{aligned} \tag{11}$$

For the second example the input noise, multiplied with the noise gain, in [Equation 12](#) gives an output noise of:

$$\begin{aligned}
 e_{n \text{ out}} &= e_{n \text{ in}} \times A_{noise} \\
 &= 20 \text{ nV}/\sqrt{\text{Hz}} \times 101 = 2 \text{ } \mu\text{V}/\sqrt{\text{Hz}}
 \end{aligned} \tag{12}$$

In the first example the noise is dominated by the resistor noise due to the very high resistor values, in the second example the very low resistor values add only a negligible contribution to the noise and now the dominating factor is the op amp itself. When selecting the resistor values, it is important to choose values that do not add extra noise to the application. Choosing values above 100 k Ω may increase the noise too much. Low values keep the noise within acceptable levels; choosing very low values however, does not make the noise even lower, but can increase the current of the circuit.

7.5 Interfacing to High Impedance Sensor

With CMOS inputs, the LMV84x are particularly suited to be used as high impedance sensor interfaces.

Many sensors have high source impedances that may range up to 10 M Ω . The input bias current of an amplifier loads the output of the sensor, and thus cause a voltage drop across the source resistance, as shown in [Figure 37](#). When an op amp is selected with a relatively high input bias current, this error may be unacceptable.

The low input current of the LMV84x significantly reduces such errors. The following examples show the difference between a standard op amp input and the CMOS input of the LMV84x.

The voltage at the input of the op amp can be calculated with [Equation 13](#):

$$V_{IN+} = V_S - I_B \times R_S \tag{13}$$

For a standard op amp, the input bias I_B can be 10 nA. When the sensor generates a signal of 1 V (V_S) and the sensors impedance is 10 M Ω (R_S), the signal at the op amp input is calculated in [Equation 14](#):

$$V_{IN} = 1 \text{ V} - 10 \text{ nA} \times 10 \text{ M}\Omega = 1 \text{ V} - 0.1 \text{ V} = 0.9 \text{ V} \tag{14}$$

For the CMOS input of the LMV84x, which has an input bias current of only 0.3 pA, this would give [Equation 15](#):

$$V_{IN} = 1 \text{ V} - 0.3 \text{ pA} \times 10 \text{ M}\Omega = 1 \text{ V} - 3 \text{ } \mu\text{V} = 0.999997 \text{ V} \tag{15}$$

The conclusion is that a standard op amp, with its high input bias current input, is not a good choice for use in impedance sensor applications. The LMV84x devices, in contrast, are much more suitable due to the low input bias current. The error is negligibly small; therefore, the LMV84x are a must for use with high-impedance sensors.




Figure 37. High Impedance Sensor Interface

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The rail-to-rail input and output of the LMV84x and the wide supply voltage range make these amplifiers ideal to use in numerous applications. Three sample applications, namely the active filter circuit, high-side current sensing, and thermocouple sensor interface, are provided in the [Typical Applications](#) section.

8.2 Typical Applications

8.2.1 Active Filter Circuit




Figure 38. Active Band-Pass Filter Implementation

8.2.1.1 Design Requirements

In this example it is required to design a bandpass filter with band-pass frequency of 10 kHz, and a center frequency of approximately 10% from the total frequency of the filter. This is achieved by cascading two band-pass filters, A and B, with slightly different center frequencies.

8.2.1.2 Detailed Design Procedure

The center frequency of the separate band-pass filters A, and B can be calculated by [Equation 16](#):

$$f_{mid} = \frac{1}{2\pi C} \sqrt{\frac{R_1 + R_3}{R_1 R_2 R_3}}$$

where

- C = 33 nF
- R1 = 2 kΩ
- R2 = 6.2 kΩ
- and R3 = 45 Ω

(16)

This gives [Equation 17](#) for filter A:

$$f_{mid} = \frac{1}{\pi \times 33 \text{ nF}} \sqrt{\frac{2 \text{ k}\Omega + 6.2 \text{ k}\Omega}{2 \text{ k}\Omega \times 6.2 \text{ k}\Omega \times 45 \text{ k}\Omega}} = 9.2 \text{ kHz}$$

(17)

and [Equation 18](#) for filter B with C = 27nF:

$$f_{mid} = \frac{1}{\pi \times 27 \text{ nF}} \sqrt{\frac{2 \text{ k}\Omega + 6.2 \text{ k}\Omega}{2 \text{ k}\Omega \times 6.2 \text{ k}\Omega \times 45 \text{ k}\Omega}} = 11.2 \text{ kHz}$$

(18)

Bandwidth can be calculated by [Equation 19](#):

Typical Applications (continued)

$$B = \frac{1}{\pi R_2 C} \quad (19)$$

For filter A, this gives Equation 20:

$$B = \frac{1}{\pi \times 6.2 \text{ k}\Omega \times 33 \text{ nF}} = 1.6 \text{ kHz} \quad (20)$$

and Equation 21 for filter B:

$$B = \frac{1}{\pi \times 6.2 \text{ k}\Omega \times 27 \text{ nF}} = 1.9 \text{ kHz} \quad (21)$$

8.2.1.3 Application Curve

The responses of filter A and filter B are shown as the thin lines in Figure 39; the response of the combined filter is shown as the thick line. Shifting the center frequencies of the separate filters farther apart, results in a wider band; however, positioning the center frequencies too far apart results in a less flat gain within the band. For wider bands more band-pass filters can be cascaded.




Figure 39. Active Band-Pass Filter Curve

NOTE

Use the WEBENCH internet tools at www.ti.com for your filter application.

8.2.2 High-Side, Current-Sensing Circuit




Figure 40. High-Side, Current-Sensing Circuit

Typical Applications (continued)

A K-type thermocouple has a wide temperature range. The range of this thermocouple is from approximately -200°C to approximately 1200°C , as can be seen in Figure 42. This covers the generally used temperature ranges.

Over the main part of the range the behavior is linear. This is important for converting the analog signal to a digital signal. The K-type thermocouple has good sensitivity when compared to many other types; the sensitivity is $41\ \mu\text{V}/^{\circ}\text{C}$. Lower sensitivity requires more gain and makes the application more sensitive to noise. In addition, a K-type thermocouple is not expensive, many other thermocouples consist of more expensive materials or are more difficult to produce.




Figure 42. K-Type Thermocouple Response

The temperature range of 0°C to 500°C results in a voltage range from 0 mV to 20.6 mV produced by the thermocouple. This is shown in Figure 42.

To obtain the best accuracy the full ADC range of 0 to 3.3 V is used and the gain needed for this full range can be calculated Equation 23:

$$A_V = 3.3\ \text{V} / 0.0206\ \text{V} = 160 \quad (23)$$

If R_G is 2 k Ω , then the value for R_F can be calculated with this gain of 160. Because $A_V = R_F / R_G$, R_F can be calculated in Equation 24:

$$R_F = A_V \times R_G = 160 \times 2\ \text{k}\Omega = 320\ \text{k}\Omega \quad (24)$$

To achieve a resolution of 0.5°C a step smaller than the minimum resolution is needed. This means that at least 1000 steps are necessary ($500^{\circ}\text{C}/0.5^{\circ}\text{C}$). A 10-bit ADC would be sufficient as this gives 1024 steps. A 10-bit ADC such as the two channel 10-bit ADC102S021 would be a good choice.

At the point where the thermocouple wires are connected to the circuit on the PCB unwanted parasitic thermocouple is formed, introducing error in the measurements of the actual thermocouple sensor.

Using an isothermal block as a reference will compensate for this additional thermocouple effect. An isothermal block is a good heat conductor. This means that the two thermocouple connections both have the same temperature. The temperature of the isothermal block can be measured, and thereby the temperature of the thermocouple connections. This is usually called the cold junction reference temperature. In the example, an LM35 is used to measure this temperature. This semiconductor temperature sensor can accurately measure temperatures from -55°C to 150°C .

The ADC in this example also converts the signal from the LM35 to a digital signal, hence, the microprocessor can compensate for the amplified thermocouple signal of the unwanted thermocouple junction at the connector.

9 Power Supply Recommendations

The LMV84x is specified for operation from 2.7 V to 12 V (± 1.35 V to ± 6 V) over a -40°C to 125°C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Absolute Maximum Ratings](#).

CAUTION

Supply voltages larger than 13.2 V can permanently damage the device.

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI suggests placing 10-nF capacitors as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V^+ and V^- supply leads. For dual supplies, place one capacitor between V^+ and ground, and one capacitor between V^- and ground.

10 Layout

10.1 Layout Guidelines

- The V^+ pin must be bypassed to ground with a low-ESR capacitor.
- The optimum placement is closest to the V^+ and ground pins.
- Take care to minimize the loop area formed by the bypass capacitor connection between V^+ and ground.
- The ground pin must be connected to the PCB ground plane at the pin of the device.
- The feedback components must be placed as close to the device as possible to minimize strays.

10.2 Layout Example




Figure 43. Layout Example (Top View)

11 デバイスおよびドキュメントのサポート

11.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

表 1. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
LMV841	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LMV842	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LMV844	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV841MG/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV841MGX/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV842MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2MA	Samples
LMV842MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2MA	Samples
LMV842MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV842MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV844MA/NOPB	ACTIVE	SOIC	D	14	55	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MAX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MT/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples
LMV844MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV841, LMV842, LMV844 :

- Automotive : [LMV841-Q1](#), [LMV842-Q1](#), [LMV844-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV841MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV842MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV842MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV844MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV844MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV841MG/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV841MGX/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0
LMV842MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV842MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMV842MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV844MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV844MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LMV842MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMV844MA/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMV844MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06



D0014A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE: 18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated