

# OPA1688 36V、単一電源電圧、10MHz、レール・ツー・レール出力、SoundPlus™ オーディオ・オペアンプ




## 1 特長

- THD+N, 50mW, 32Ω, 1kHz, -109dB
- 広い電源電圧範囲:
  - 4.5V (±2.25V)~36V (±18V)
- 低いオフセット電圧: ±0.25mV
- 小さいオフセット・ドリフト: ±0.5μV/°C
- ゲイン帯域幅: 10MHz
- 低い入力バイアス電流: ±10pA
- 低い静止電流: アンプ 1 個あたり 1.6 mA
- 低いノイズ: 8nV/√Hz
- EMI および RFI フィルタ入力
- 入力範囲は負の電源電圧にも対応
- 入力範囲は正の電源電圧まで動作
- レール・ツー・レール出力
- 大きい同相除去比: 120dB
- パッケージ:
  - 業界標準の SOIC-8
  - マイクロ WSON-8

## 2 アプリケーション

- 業務用マイクとワイヤレス・システム
- 業務用オーディオ・ミキサ / 制御卓
- ギター・アンプ / その他楽器用アンプ
- AV レシーバ
- ブックシェルフ・ステレオ・システム
- 業務用オーディオ・アンプ (ラック・マウント)
- DJ 機器
- ターンテーブル
- スペシャル・ファンクション・モジュール



ヘッドフォン・アンプの回路構成

## 3 概要

OPA1688 36V、単一電源、低ノイズ SoundPlus™ オーディオ・オペアンプは、4.5V (±2.25V) ~ 36V (±18V) の範囲の電源で動作可能です。高電圧オーディオ・オペアンプの新しい追加製品として、OPA16xx デバイスとともに、広範なアプリケーションの要求を満たす帯域幅、ノイズ、電力オプションのファミリを提供します。OPA1688 は WSON マイクロパッケージで供給され、低いオフセット、ドリフト係数、静止電流を実現します。広い帯域幅、高速なスルー・レート、高い出力電流駆動能力も、このデバイスの特長です。


ほとんどのオペアンプでは 1 つの電源電圧でしか動作が規定されていないのに対して、OPA1688 は 4.5V ~ 36V での動作が規定されています。電源レールの範囲外の入力信号が位相反転を起こすことはありません。通常の動作時に、入力は負のレールより 100mV 下まで、上限レールから 2V の範囲内で動作可能です。このデバイスは、完全なレール・ツー・レール入力で上限レールを 100mV 超える電圧まで動作可能ですが、上限レールから 2V の範囲内では性能が低下することに注意してください。

OPA1688 は -40°C ~ +85°C で動作が規定されています。

### 製品情報

部品番号	パッケージ(1)	本体サイズ (公称)
OPA1688	SOIC (8)	4.90mm × 3.91mm
	WSON (8)	3.00mm × 3.00mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



### 優れた THD 性能

(f = 1kHz, BW = 80kHz, V<sub>S</sub> = ±5V)



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>9 Applications and Implementation</b> .....	<b>22</b>
<b>2 アプリケーション</b> .....	<b>1</b>	9.1 Application Information.....	22
<b>3 概要</b> .....	<b>1</b>	9.2 Typical Application.....	22
<b>4 Revision History</b> .....	<b>2</b>	<b>10 Power Supply Recommendations</b> .....	<b>26</b>
<b>5 Device Comparison Table</b> .....	<b>3</b>	<b>11 Layout</b> .....	<b>27</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	11.1 Layout Guidelines.....	27
<b>7 Specifications</b> .....	<b>4</b>	11.2 Layout Example.....	27
7.1 Absolute Maximum Ratings.....	4	<b>12 Device and Documentation Support</b> .....	<b>28</b>
7.2 ESD Ratings.....	4	12.1 Device Support.....	28
7.3 Recommended Operating Conditions.....	4	12.2 Documentation Support.....	28
7.4 Thermal Information.....	4	12.3 Receiving Notification of Documentation Updates.....	28
7.5 Electrical Characteristics.....	5	12.4 サポート・リソース.....	28
7.6 Typical Characteristics.....	7	12.5 Trademarks.....	29
<b>8 Detailed Description</b> .....	<b>16</b>	12.6 Electrostatic Discharge Caution.....	29
8.1 Overview.....	16	12.7 Glossary.....	29
8.2 Functional Block Diagram.....	16	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>29</b>
8.3 Feature Description.....	17		
8.4 Device Functional Modes.....	19		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision * (September 2015) to Revision A (June 2022)</b>	<b>Page</b>
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Added operating temperature to <i>Recommended Operating Conditions</i> table; moved from <i>Electrical Characteristics</i> table.....	4
• Deleted redundant power supply row from <i>Electrical Characteristics</i> table; content already listed in <i>Recommended Operating Conditions</i> table.....	5
• Deleted redundant specified temperature row from <i>Electrical Characteristics</i> table; content already listed in <i>Recommended Operating Conditions</i> table.....	5
• Deleted operating temperature row from <i>Electrical Characteristics</i> table; moved content to <i>Recommended Operating Conditions</i> table.....	5

## 5 Device Comparison Table

DEVICE	QUIESCENT CURRENT (I <sub>Q</sub> )	GAIN BANDWIDTH PRODUCT (GBP)	VOLTAGE NOISE DENSITY (e <sub>n</sub> )
<a href="#">OPA1688</a>	1650 μA	10 MHz	8 nV/√Hz
<a href="#">OPA165x</a>	2000 μA	18 MHz	4.5 nV/√Hz
<a href="#">OPA166x</a>	1500 μA	22 MHz	3.3 nV/√Hz

## 6 Pin Configuration and Functions




图 6-1. D (SOIC-8) Package, Top View




图 6-2. DRG (WSON-8) Package, Top View

表 6-1. Pin Functions

NAME	PIN NO.		TYPE	DESCRIPTION
	D (SOIC)	DRG (WSON)		
-IN A	2	8	Input	Inverting input, channel A
-IN B	6	5	Input	Inverting input, channel B
+IN A	3	1	Input	Noninverting input, channel A
+IN B	5	4	Input	Noninverting input, channel B
OUT A	1	7	Output	Output, channel A
OUT B	7	6	Output	Output, channel B
V-	4	3	Power	Negative (lowest) power supply
V+	8	2	Power	Positive (highest) power supply

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Supply voltage, $V_S$			±20 (40, single supply)		V
Signal input pins	Voltage <sup>(2)</sup>	Common-mode	(V-) – 0.5	(V+) + 0.5	V
		Differential <sup>(4)</sup>	±0.5		V
	Current		±10		mA
Output short circuit <sup>(3)</sup>			Continuous		
Temperature	Temperature range		–55	150	°C
	Junction temperature		150		°C
	Storage, $T_{stg}$		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Transient conditions that exceed these voltage ratings should be current limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package.
- (4) See [セクション 8.4.2](#) section for more information.

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, $V_S$ ( $V_+ - V_-$ )		4.5 (±2.25)		36 (±18)	V
Specified temperature		–40		85	°C
Operating temperature		–55		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		OPA1688		UNIT
		D (SOIC)	DRG (WSON)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.1	63.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.8	63.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.6	36.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	22.5	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	56.1	36.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	6.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 7.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 2.25\text{ V}$  to  $\pm 18\text{ V}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>AUDIO PERFORMANCE</b>							
THD+N	Total harmonic distortion + noise	$G = 1, f = 1\text{ kHz}, V_O = 3.5 V_{RMS}, R_L = 2\text{ k}\Omega$		0.00005%			
				-126		dB	
		$G = 1, f = 1\text{ kHz}, V_O = 3.5 V_{RMS}, R_L = 600\ \Omega$		0.000051%			
				-126		dB	
		$G = 1, f = 1\text{ kHz}, P_O = 10\text{ mW}, R_L = 128\ \Omega$		0.000153%			
				-116		dB	
$G = 1, f = 1\text{ kHz}, P_O = 10\text{ mW}, R_L = 32\ \Omega$		0.000357%					
		-109		dB			
$G = 1, f = 1\text{ kHz}, P_O = 10\text{ mW}, R_L = 16\ \Omega$		0.000616%					
		-104		dB			
<b>FREQUENCY RESPONSE</b>							
GBP	Gain bandwidth product	$G = 1$		10		MHz	
SR	Slew rate	$G = 1$		8		V/ $\mu\text{s}$	
	Full-power bandwidth <sup>(1)</sup>	$V_O = 1 V_{PP}$		1.3		MHz	
	Overload recovery time	$V_{IN} \times \text{gain} > V_S$		200		ns	
	Channel separation (dual)	$f = 1\text{ kHz}$		-120		dB	
$t_s$	Settling time	To 0.1%, $V_S = \pm 18\text{ V}, G = 1, 10\text{-V step}$		3		$\mu\text{s}$	
<b>NOISE</b>							
$E_n$	Input voltage noise	$f = 0.1\text{ Hz to } 10\text{ Hz}$		2.5		$\mu\text{V}_{PP}$	
$e_n$	Input voltage noise density <sup>(2)</sup>	$f = 100\text{ Hz}$		14		nV/ $\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$		8			
$i_n$	Input current noise density	$f = 1\text{ kHz}$		1.8		fA/ $\sqrt{\text{Hz}}$	
<b>OFFSET VOLTAGE</b>							
$V_{OS}$	Input offset voltage	$T_A = 25^\circ\text{C}$		$\pm 0.25$	$\pm 1.5$	mV	
		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			$\pm 1.6$		
$dV_{OS}/dT$	$V_{OS}$ over temperature <sup>(2)</sup>	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		$\pm 0.5$	$\pm 2$	$\mu\text{V}/^\circ\text{C}$	
PSRR	Power-supply rejection ratio	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		$\pm 1$	$\pm 2.5$	$\mu\text{V}/\text{V}$	
	Channel separation, dc	At dc		0.1		$\mu\text{V}/\text{V}$	
<b>INPUT BIAS CURRENT</b>							
$I_B$	Input bias current	$T_A = 25^\circ\text{C}$		$\pm 10$	$\pm 20$	pA	
		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			$\pm 1.5$	nA	
$I_{OS}$	Input offset current	$T_A = 25^\circ\text{C}$		$\pm 3$	$\pm 7$	pA	
		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			$\pm 250$	pA	
<b>INPUT VOLTAGE RANGE</b>							
$V_{CM}$	Common-mode voltage range <sup>(3)</sup>		(V-) - 0.1 V		(V+) - 2 V	V	
CMRR	Common-mode rejection ratio	$V_S = \pm 2.25\text{ V}, (V-) - 0.1\text{ V} < V_{CM} < (V+) - 2\text{ V}, T_A = -40^\circ\text{C to } +85^\circ\text{C}$	90	104		dB	
		$V_S = \pm 18\text{ V}, (V-) - 0.1\text{ V} < V_{CM} < (V+) - 2\text{ V}, T_A = -40^\circ\text{C to } +85^\circ\text{C}$	104	120			
<b>INPUT IMPEDANCE</b>							
	Differential			100    7		M $\Omega$    pF	
	Common-mode			6    1.5		10 <sup>12</sup> $\Omega$    pF	

## 7.5 Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 2.25\text{ V}$  to  $\pm 18\text{ V}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>OPEN-LOOP GAIN</b>						
$A_{OL}$	Open-loop voltage gain	$(V_-) + 0.35\text{ V} < V_O < (V_+) - 0.35\text{ V}$ , $R_L = 10\text{ k}\Omega$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	108	130	dB	
		$(V_-) + 0.5\text{ V} < V_O < (V_+) - 0.5\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		118		
<b>OUTPUT</b>						
$V_O$	Voltage output swing from rail	$I_L = \pm 1\text{ mA}$	$(V_-) + 0.1\text{ V}$	$(V_+) - 0.1\text{ V}$	mV	
		$V_S = 36\text{ V}$ , $R_L = 10\text{ k}\Omega$		70		90
		$V_S = 36\text{ V}$ , $R_L = 2\text{ k}\Omega$		330		400
$Z_O$	Open-loop output impedance	$f = 1\text{ MHz}$ , $I_O = 0\text{ A}$		60	$\Omega$	
$I_{SC}$	Short-circuit current			$\pm 75$	mA	
$C_{LOAD}$	Capacitive load drive			See <a href="#">セクション 7.6</a>	pF	
<b>POWER SUPPLY</b>						
$I_Q$	Quiescent current per amplifier	$I_O = 0\text{ A}$		1.6	1.8	mA
		$I_O = 0\text{ A}$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			2	

- (1) Full-power bandwidth =  $SR / (2\pi \times V_P)$ , where SR = slew rate.
- (2) Specified by design and characterization.
- (3) Common-mode range can extend to the top rail with reduced performance.

## 7.6 Typical Characteristics


at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)

**表 7-1. List of Typical Characteristics**

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	<a href="#">图 7-1</a>
Offset Voltage Drift Distribution	<a href="#">图 7-2</a>
Offset Voltage vs Temperature ( $V_S = \pm 18\text{ V}$ )	<a href="#">图 7-3</a>
Offset Voltage vs Common-Mode Voltage ( $V_S = \pm 18\text{ V}$ )	<a href="#">图 7-4</a>
Offset Voltage vs Common-Mode Voltage (Upper Stage)	<a href="#">图 7-5</a>
Offset Voltage vs Power Supply	<a href="#">图 7-6</a>
Input Bias Current vs Common-Mode Voltage	<a href="#">图 7-7</a>
Input Bias Current vs Temperature	<a href="#">图 7-8</a>
Output Voltage Swing vs Output Current (Maximum Supply)	<a href="#">图 7-9</a>
CMRR and PSRR vs Frequency (Referred-to-Input)	<a href="#">图 7-10</a>
CMRR vs Temperature	<a href="#">图 7-11</a>
PSRR vs Temperature	<a href="#">图 7-12</a>
0.1-Hz to 10-Hz Noise	<a href="#">图 7-13</a>
Input Voltage Noise Spectral Density vs Frequency	<a href="#">图 7-14</a>
THD+N Ratio vs Frequency	<a href="#">图 7-15</a>
THD+N vs Output Amplitude	<a href="#">图 7-16</a>
THD+N vs Frequency	<a href="#">图 7-17</a>
THD+N vs Amplitude	<a href="#">图 7-18</a>
Quiescent Current vs Temperature	<a href="#">图 7-19</a>
Quiescent Current vs Supply Voltage	<a href="#">图 7-20</a>
Open-Loop Gain and Phase vs Frequency	<a href="#">图 7-21</a>
Closed-Loop Gain vs Frequency	<a href="#">图 7-22</a>
Open-Loop Gain vs Temperature	<a href="#">图 7-23</a>
Open-Loop Output Impedance vs Frequency	<a href="#">图 7-24</a>
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	<a href="#">图 7-25</a> , <a href="#">图 7-26</a>
Positive Overload Recovery	<a href="#">图 7-27</a> , <a href="#">图 7-28</a>
Negative Overload Recovery	<a href="#">图 7-29</a> , <a href="#">图 7-30</a>
Small-Signal Step Response (10 mV, $G = -1$ )	<a href="#">图 7-31</a>
Small-Signal Step Response (10 mV, $G = 1$ )	<a href="#">图 7-32</a>
Small-Signal Step Response (100 mV, $G = -1$ )	<a href="#">图 7-33</a>
Small-Signal Step Response (100 mV, $G = 1$ )	<a href="#">图 7-34</a>
Large-Signal Step Response (10 V, $G = -1$ )	<a href="#">图 7-35</a>
Large-Signal Step Response (10 V, $G = 1$ )	<a href="#">图 7-36</a>
Large-Signal Settling Time (10-V Positive Step)	<a href="#">图 7-37</a>
Large-Signal Settling Time (10-V Negative Step)	<a href="#">图 7-38</a>
No Phase Reversal	<a href="#">图 7-39</a>
Short-Circuit Current vs Temperature	<a href="#">图 7-40</a>
Maximum Output Voltage vs Frequency	<a href="#">图 7-41</a>
EMIRR vs Frequency	<a href="#">图 7-42</a>
Channel Separation vs Frequency	<a href="#">图 7-43</a>

## 7.6 Typical Characteristics


at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)






## 7.6 Typical Characteristics (continued)


at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




7-7. Input Bias Current vs Common-Mode Voltage




7-8. Input Bias Current vs Temperature




7-9. Output Voltage Swing vs Output Current (Maximum Supply)



7-10. CMRR and PSRR vs Frequency (Referred-to-Input)




7-11. CMRR vs Temperature



7-12. PSRR vs Temperature


### 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




Peak-to-peak noise =  $1.70\text{ }\mu\text{V}_{PP}$

**7-13. 0.1-Hz to 10-Hz Noise**




**7-14. Input Voltage Noise Spectral Density vs Frequency**




$V_{OUT} = 3.5\text{ V}_{RMS}$ ,  $BW = 50\text{ kHz}$

**7-15. THD+N Ratio vs Frequency**




$f = 1\text{ kHz}$ ,  $BW = 80\text{ kHz}$

**7-16. THD+N vs Output Amplitude**



$P_{OUT} = 10\text{ mW}$ ,  $BW = 80\text{ kHz}$ ,  $V_S = \pm 5\text{ V}$

**7-17. THD+N vs Frequency**




$f = 1\text{ kHz}$ ,  $BW = 80\text{ kHz}$ ,  $V_S = \pm 5\text{ V}$


**7-18. THD+N vs Amplitude**

## 7.6 Typical Characteristics (continued)


at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




7-19. Quiescent Current vs Temperature




7-20. Quiescent Current vs Supply Voltage




7-21. Open-Loop Gain and Phase vs Frequency



7-22. Closed-Loop Gain vs Frequency




7-23. Open-Loop Gain vs Temperature




7-24. Open-Loop Output Impedance vs Frequency

## 7.6 Typical Characteristics (continued)


at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




**7-25. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)**




**7-26. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)**




**7-27. Positive Overload Recovery**



**7-28. Positive Overload Recovery (Zoomed In)**




**7-29. Negative Overload Recovery**



**7-30. Negative Overload Recovery (Zoomed In)**


## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




10 mV,  $G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**7-31. Small-Signal Step Response**




10 mV,  $G = 1$ ,  $C_L = 10\text{ pF}$

**7-32. Small-Signal Step Response**




100 mV,  $G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**7-33. Small-Signal Step Response**




100 mV,  $G = 1$ ,  $C_L = 10\text{ pF}$

**7-34. Small-Signal Step Response**



10 V,  $G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**7-35. Large-Signal Step Response**




10 V,  $G = 1$ ,  $C_L = 10\text{ pF}$

**7-36. Large-Signal Step Response**


### 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




$G = 1$ ,  $C_L = 10\text{ pF}$ , 0.1% settling =  $\pm 10\text{ mV}$

7-37. Large-Signal Settling Time (10-V Positive Step)




$G = 1$ ,  $C_L = 10\text{ pF}$ , 0.1% settling =  $\pm 10\text{ mV}$


7-38. Large-Signal Settling Time (10-V Negative Step)




7-39. No Phase Reversal



7-40. Short-Circuit Current vs Temperature



7-41. Maximum Output Voltage vs Frequency




$P_{RF} = -10\text{ dBm}$ ,  $V_{SUPPLY} = \pm 18\text{ V}$ ,  $V_{CM} = 0\text{ V}$

7-42. EMIRR vs Frequency

## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)



7-43. Channel Separation vs Frequency


## 8 Detailed Description

### 8.1 Overview

The OPA1688 op amp provides high overall performance, making the device an excellent choice for many general-purpose applications. The excellent offset drift of only  $1.5 \mu\text{V}/^\circ\text{C}$  (max) provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR,  $A_{OL}$ , and superior THD.

セクション 8.2 shows the simplified diagram of the OPA1688 design. The design topology is a highly-optimized, three-stage amplifier with an active-feedforward gain stage.

### 8.2 Functional Block Diagram






## 8.3 Feature Description

### 8.3.1 EMI Rejection

The OPA1688 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA1688 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. [Figure 8-1](#) shows the results of this testing on the OPA1688. [Table 8-1](#) shows the EMIRR IN+ values for the OPA1688 at particular frequencies commonly encountered in real-world applications. Applications listed in [Table 8-1](#) can be centered on or operated near the particular frequency shown. Detailed information can also be found in the [EMI Rejection Ratio of Operational Amplifiers application report](#), available for download from [www.ti.com](http://www.ti.com).



$P_{RF} = -10 \text{ dBm}$ ,  $V_{SUPPLY} = \pm 18 \text{ V}$ ,  $V_{CM} = 0 \text{ V}$


**Figure 8-1. EMIRR Testing**

**Table 8-1. OPA1688 EMIRR IN+ for Frequencies of Interest**

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, and ultrahigh frequency (UHF) applications	47.6 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, and UHF applications	58.5 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, and L-band (1 GHz to 2 GHz)	68 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, and S-band (2 GHz to 4 GHz)	69.2 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, and S-band	82.9 dB
5.0 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, and C-band (4 GHz to 8 GHz)	114 dB

### 8.3.2 Phase-Reversal Protection



The OPA1688 has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPA1688 prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. [Figure 8-2](#) shows this performance.



**Figure 8-2. No Phase Reversal**

### 8.3.3 Capacitive Load and Stability

The dynamic characteristics of the OPA1688 are optimized for commonly-used operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and may lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT} = 50 \Omega$ ) in series with the output. [Figure 8-3](#) and [Figure 8-4](#) show graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ ; see the [Feedback Plots Define Op Amp AC Performance](#) application bulletin, available for download from [www.ti.com](http://www.ti.com), for details of analysis techniques and application circuits.



## 8.4 Device Functional Modes

### 8.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the OPA1688 extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.


This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. 表 8-2 summarizes the typical performance in this range.


**表 8-2. Typical Performance Range ( $V_S = \pm 18\text{ V}$ )**

PARAMETER	MIN	TYP	MAX	UNIT
Input common-mode voltage	$(V+) - 2$		$(V+) + 0.1$	V
Offset voltage		5		mV
Offset voltage vs temperature ( $T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$ )		10		$\mu\text{V}/^\circ\text{C}$
Common-mode rejection		70		dB
Open-loop gain		60		dB
Gain bandwidth product (GBP)		4		MHz
Slew rate		4		V/ $\mu\text{s}$
Noise at $f = 1\text{ kHz}$		22		$\text{nV}/\sqrt{\text{Hz}}$

### 8.4.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful.  8-5 illustrates the ESD circuits contained in the OPA1688 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



**FIG 8-5. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application**

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA1688 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (FIG 8-5), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

FIG 8-5 shows a specific example where the input voltage ( $V_{IN}$ ) exceeds the positive supply voltage ( $+V_S$ ) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If  $+V_S$  can sink the current, one of the upper input steering diodes conducts and directs current to  $+V_S$ . Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies ( $+V_S$  or  $-V_S$ ) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input-signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external zener diodes to the supply pins; see [Figure 8-5](#). Select the zener voltage so that the diode does not turn on during normal operation. However, the zener voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The OPA1688 input pins are protected from excessive differential voltage with back-to-back diodes; see [Figure 8-5](#). In most circuit applications, the input protection circuitry has no effect. However, in low-gain or  $G = 1$  circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the input signal current. This input series resistor degrades the low-noise performance of the OPA1688. [Figure 8-5](#) illustrates an example configuration that implements a current-limiting feedback resistor.

### 8.4.3 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from the saturated state to the linear state. The output devices of the op amp enter the saturation region when the output voltage exceeds the rated operating voltage, either resulting from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices need time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPA1688 is approximately 200 ns.

## 9 Applications and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The OPA1688 is specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V). Many of the specifications apply from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

### 9.2 Typical Application

#### 9.2.1 Headphone Amplifier Circuit Configuration

This application example highlights only a few of the circuits where the OPA1688 can be used.




図 9-1. Headphone Amplifier Circuit Configuration for Audio DACs that Output a Differential Voltage (Single Channel Shown)

#### 9.2.1.1 Design Requirements

The design requirements are:

- Supply voltage: 10 V ( $\pm 5$  V)
- Headphone loads: 16  $\Omega$  to 600  $\Omega$
- THD+N: > 100 dB (1-kHz fundamental, 1  $V_{\text{RMS}}$  in 32  $\Omega$ , 22.4-kHz measurement bandwidth)
- Output power (before clipping): 50 mW into 32  $\Omega$

### 9.2.1.2 Detailed Design Procedure

The OPA1688 offers an excellent combination of specifications for headphone amplifier circuits (such as low noise, low distortion, capacitive load stability, and relatively high output current). Furthermore, the low-power supply current and small package options make the OPA1688 an excellent choice for headphone amplifiers in portable devices. A common headphone amplifier circuit for audio digital-to-analog converters (DACs) with differential voltage outputs is illustrated in [Figure 9-1](#). This circuit converts the differential voltage output of the DAC to a single-ended, ground-referenced signal and provides the additional current necessary for low-impedance headphones. For  $R_2 = R_4$  and  $R_1 = R_3$ , the output voltage of the circuit is given by [Equation 1](#):

$$V_{OUT} = 2 \times V_{AC} \frac{R_2}{R_1 + R_{OUT}} \quad (1)$$


where

- $R_{OUT}$  is the output impedance of the DAC
- $2 \times V_{AC}$  is the unloaded differential output voltage

The output voltage required for headphones depends on the headphone impedance as well as the headphone efficiency. Both values can be provided by the headphone manufacturer, with headphone efficiency usually given as a sound pressure level (SPL) produced with 1 mW of input power and denoted by the Greek letter  $\eta$ . The SPL at other input power levels can be calculated from the efficiency specification using [Equation 2](#):

$$\text{SPL (dB)} = \eta + 10 \log\left(\frac{P_{IN}}{1 \text{ mW}}\right) \quad (2)$$

At extremely high power levels, the accuracy of this calculation decreases as a result of secondary effects in the headphone drivers. [Figure 9-2](#) allows the SPL produced by a pair of headphones of a known sensitivity to be estimated for a given input power.



**Figure 9-2. SPLs Produced for Various Headphone Efficiencies and Input Power Levels**

For example, a pair of headphones with a 95-dB/mW sensitivity given a 3-mW input signal produces a 100-dB SPL. If these headphones have a nominal impedance of 32 Ω, then 式 3 and 式 4 describe the voltage and current from the headphone amplifier, respectively:


$$V = \sqrt{P_{IN} \times R_{HP}} = \sqrt{3 \text{ mW} \times 32 \Omega} = 310 \text{ mV}_{RMS} \quad (3)$$

$$I = \sqrt{\frac{P_{IN}}{R_{HP}}} = \sqrt{\frac{3 \text{ mW}}{32 \Omega}} = 9.68 \text{ mA}_{RMS} \quad (4)$$

Headphones can present a capacitive load at high frequencies that can destabilize the headphone amplifier circuit. Many headphone amplifiers use a resistor in series with the output to maintain stability; however this solution also compromises audio quality. The OPA1688 is able to maintain stability into large capacitive loads; therefore, a series output resistor is not necessary in the headphone amplifier circuit. TINA-TI™ simulations illustrate that the circuit in 图 9-1 has a phase margin of approximately 50° with a 400-pF load connected directly to the amplifier output.

### 9.2.1.3 Application Curves

The headphone amplifier circuit in 图 9-1 is tested with three common headphone impedances: 16 Ω, 32 Ω, and 600 Ω. The total harmonic distortion and noise (THD+N) for increasing output voltages is given in 图 9-3. This measurement is performed with a 1-kHz input signal and a measurement bandwidth of 22.4 kHz. The maximum output power and THD+N before clipping are given in 表 9-1. The maximum output power into low-impedance headphones is limited by the output current capabilities of the amplifier. For high-impedance headphones (600 Ω), the output voltage capabilities of the amplifier are the limiting factor. The circuit in 图 9-1 is tested using ±5-V supplies that are common in many portable systems. However, using higher supply voltages increases the output power into 600-Ω headphones.



Input signal = 1 kHz, measurement bandwidth = 22.4 kHz

**图 9-3. THD+N for Increasing Output Voltages Into Three Load Impedances**




**表 9-1. Maximum Output Power and THD+N Before Clipping for Different Load Impedances**

LOAD IMPEDANCE ( $\Omega$ )	MAXIMUM OUTPUT POWER BEFORE CLIPPING (mW)	THD+N AT MAXIMUM OUTPUT POWER (dB)
16	32	-104.1
32	50	-109.5
600	16	-117.8

Figure 9-4, Figure 9-5, and Figure 9-6 further illustrate the exceptional performance of the OPA1688 as a headphone amplifier.


Figure 9-4 shows the THD+N over frequency for a 500-mV<sub>RMS</sub> output signal into the same three load impedances previously tested.



90-kHz measurement bandwidth


**Figure 9-4. THD+N Measured over Frequency for a 500-mV<sub>RMS</sub> Output Level**

Figure 9-5 and Figure 9-6 show the output spectrum of the OPA1688 at low (1 mW) and high (50 mW) output power levels into a 32- $\Omega$  load. The distortion harmonics in both cases are approximately 120 dB below the fundamental.



Third harmonic is dominant at a level of -117.6 dB relative to the fundamental

**Figure 9-5. Output Spectrum of a 1-mW, 1-kHz Tone into a 32- $\Omega$  Load**



Highest harmonic is the second harmonic at -119 dB below the fundamental

**Figure 9-6. Output Spectrum of a 50-mW, 1-kHz Tone Into a 32- $\Omega$  Load, Immediately Below the Onset of Clipping**

## 10 Power Supply Recommendations

The OPA1688 is specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in [セクション 7.6](#).

### 注意


Supply voltages larger than 40 V can permanently damage the device; see also [セクション 7.1](#).

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see also [セクション 11](#).


## 11 Layout

### 11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible.  11-1 illustrates how keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

### 11.2 Layout Example



 11-1. Operational Amplifier Board Layout for a Noninverting Configuration

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Development Support

##### 12.1.1.1 PSpice® for TI

PSpice® for TI は、アナログ回路の性能評価に役立つ設計およびシミュレーション環境です。レイアウトと製造に移る前に、サブシステムの設計とプロトタイプ・ソリューションを作成することで、開発コストを削減し、市場投入までの期間を短縮できます。

##### 12.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI™ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA™ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the [Design tools and simulation](#) web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

---

#### 注

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the [TINA-TI™ software folder](#).

---

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

- Texas Instruments, [Feedback Plots Define Op Amp AC Performance](#) application note
- Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers](#) application note
- Texas Instruments, [Op Amps for Everyone](#) application note
- Texas Instruments, [Capacitive Load Drive Solution Using an Isolation Resistor](#) reference design

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on [Subscribe to updates](#) to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

## 12.5 Trademarks

SoundPlus™, TINA-TI™, and TI E2E™ are trademarks of Texas Instruments.

TINA™ is a trademark of DesignSoft, Inc.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

## 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1688ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	O1688A	<a href="#">Samples</a>
OPA1688IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	O1688A	<a href="#">Samples</a>
OPA1688IDRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OP1688	<a href="#">Samples</a>
OPA1688IDRGT	ACTIVE	SON	DRG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OP1688	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1688IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1688IDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1688IDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1688IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA1688IDRGR	SON	DRG	8	3000	346.0	346.0	33.0
OPA1688IDRGT	SON	DRG	8	250	210.0	185.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
OPA1688ID	D	SOIC	8	75	506.6	8	3940	4.32



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X


4214825/C 02/2019

NOTES: (continued)



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. SON (Small Outline No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. JEDEC MO-229 package registration pending.



4218885/A 03/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218885/A 03/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# EXAMPLE STENCIL DESIGN

DRG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
84% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218885/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated