

# SN65HVS883 24V、8チャンネル・デジタル入力シリアライザ

## 1 特長

- 8つのセンサ入力
  - 最大34Vの高い入力電圧
  - 0ms～3msのデバウンス・フィルタを選択可能
  - 0.2mA～5.2mAまで可変の電流制限
  - フィールド入力および電源ラインに対する15kV HBMまでの保護
- 外部のステータスLED用の出力ドライバ
- カスケード接続により、入力を8個単位で増やすことが可能
- SPI互換のインターフェイス
- 外部デジタル・アイソレータへの、レギュレートされた5V出力
- 低電源電圧インジケータ

## 2 アプリケーション

- 産業自動化およびプロセス制御用のセンサ入力
  - IEC61131-2タイプ1、2、3スイッチ
  - EN60947-5-2近接スイッチ
- PCおよびPLCシステム用の、チャンネル数の多いデジタル入力モジュール
- 非集中化I/Oモジュール

## 3 概要

SN65HVS883は24V、8チャンネルのデジタル入力シリアライザで、産業自動化において、PCおよびPLCベースのシステム用の、チャンネル密度の高いデジタル入力モジュールとして使用されます。ガルバニー絶縁体と組み合わせることで、デバイスはフィールド側の24Vセンサ出力と、制御側の低電圧コントローラ入力との間で、完全なインターフェイスになります。

EN60947-5-2準拠の2線および3線の近接スイッチから供給される入力信号は、電流制限されてから、内部のデバウンス・フィルタにより検証されます。入力のスイッチング特性は、IEC61131-2のタイプ1、2、3センサ・スイッチに準拠しています。

負荷およびクロック信号を印加すると、入力データが並列にラッチされてシフト・レジスタに送られ、後段のアイソレータによりクロックに合わせて直列に、シリアルPLC入力へ送られます。

前段のデバイスのシリアル出力を後段のデバイスのシリアル入力へ接続することによって、複数のSN65HVS883をカスケード接続すると、チャンネル数の多い入力モジュールの設計が可能になります。入力の状態は、3mAの定電流LED出力により示されます。内部の基準電流を設定するため、高精度の外付け抵抗が必要です。内蔵の電圧レギュレータにより、低消費電力アイソレータへ5Vの電源が供給されます。内部の電源電圧モニタにより、チップOK (CHOK)信号が出力されます。


SN65HVS883は28ピンのPWP PowerPAD™パッケージで供給され、効率的な放熱が可能です。このデバイスは、-40℃～85℃の温度範囲で動作が規定されています。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
SN65HVS883	HTSSOP (28)	9.70mm×4.40mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### I/O構造の簡略図



Copyright © 2016, Texas Instruments Incorporated

## 目次


<b>1</b>	<b>特長</b> .....	<b>1</b>	8.1	Overview .....	10
<b>2</b>	<b>アプリケーション</b> .....	<b>1</b>	8.2	Functional Block Diagram .....	10
<b>3</b>	<b>概要</b> .....	<b>1</b>	8.3	Feature Description .....	11
<b>4</b>	<b>改訂履歴</b> .....	<b>2</b>	8.4	Device Functional Modes .....	14
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>15</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	9.1	Application Information .....	15
6.1	Absolute Maximum Ratings .....	4	9.2	Typical Application .....	18
6.2	ESD Ratings .....	4	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>21</b>
6.3	Recommended Operating Conditions .....	4	<b>11</b>	<b>Layout</b> .....	<b>21</b>
6.4	Thermal Information .....	4	11.1	Layout Guidelines .....	21
6.5	Electrical Characteristics .....	5	11.2	Layout Example .....	21
6.6	Timing Requirements .....	6	<b>12</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>22</b>
6.7	Switching Characteristics .....	6	12.1	Third-Party Products Disclaimer .....	22
6.8	Typical Input Characteristics .....	7	12.2	ドキュメントの更新通知を受け取る方法 .....	22
6.9	Typical Voltage Regulator Performance Characteristics .....	8	12.3	コミュニティ・リソース .....	22
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>9</b>	12.4	商標 .....	22
7.1	Waveforms .....	9	12.5	静電気放電に関する注意事項 .....	22
7.2	Signal Conventions .....	9	12.6	Glossary .....	22
<b>8</b>	<b>Detailed Description</b> .....	<b>10</b>	<b>13</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>22</b>

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	改訂内容	注
2016年9月	*	初版

## 5 Pin Configuration and Functions



### Pin Functions

PIN		DESCRIPTION
PIN NO.	NAME	
1, 2	DB0, DB1	Debounce select inputs
3, 5, 7, 9, 11, 18, 20, 22	IPx	Input channel x
4, 6, 8, 10, 12, 17, 19, 21	REx	Return path x (LED drive)
13	RLIM	Current limiting resistor
14	V24	24 VDC field supply
15	5VOP	5 V output to supply low-power isolators
16	CHOK	Chip okay indicator output
23	SOP	Serial data output
24	$\overline{CE}$	Clock enable input
25	CLK	Serial clock input
26	$\overline{LD}$	Load pulse input
27	SIP	Serial data input
28	FGND	Field ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>24</sub>	Field power input	V <sub>24</sub>	-0.3	36	V
V <sub>IPx</sub>	Field digital inputs	IPx	-0.3	36	V
V <sub>ID</sub>	Voltage at any logic input	DB0, DB1, CLK, SIP, $\overline{CE}$ , $\overline{LD}$	-0.5	6	V
I <sub>O</sub>	Output current	CHOK, SOP		±8	mA
P <sub>TOT</sub>	Continuous total power dissipation		See <a href="#">Thermal Information</a> table		
T <sub>J</sub>	Junction temperature			170	°C

### 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins	±4000	V
			IPx, V <sub>24</sub>	±15000	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±1000	
			Machine Mode <sup>(3)</sup>	All pins	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) JEDEC Standard 22, Method A115-A.

### 6.3 Recommended Operating Conditions

			MIN	TYP	MAX	UNIT
V <sub>24</sub>	Field supply voltage		10	24	34	V
V <sub>IPL</sub>	Field input low-state input voltage <sup>(1)</sup>		0		4	V
V <sub>IPH</sub>	Field input high-state input voltage <sup>(1)</sup>		10		34	V
V <sub>IL</sub>	Logic low-state input voltage		0		0.8	V
V <sub>IH</sub>	Logic high-state input voltage		2		5.5	V
R <sub>LIM</sub>	Current limiter resistor		17	25	500	kΩ
f <sub>IP</sub>	Input data rate <sup>(2)</sup>		0		1	Mbps
T <sub>J</sub>					150	°C
T <sub>A</sub>			-40		85	°C

 (1) Field input voltages correspond to an input resistor of R<sub>IN</sub> = 1.2 kΩ

 (2) Maximum data rate corresponds to 0 ms debounce time, (DB0 = open, DB1 = FGND), and R<sub>IN</sub> = 0 Ω

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>			SN65HVS883	UNIT
			PWP (HTSSOP)	
			28 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance		35	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance		4.27	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance		15	°C/W
PD	Device power dissipation	I <sub>LOAD</sub> = 50 mA, R <sub>IN</sub> = 0, IPO–IP7 = V <sub>24</sub> = 30 V, RE7 = FGND, f <sub>CLK</sub> = 100 MHz, I <sub>IP-LIM</sub> and I <sub>CC</sub> = worst case with R <sub>LIM</sub> = 25 kΩ	2591	mW

 (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

all voltages measured against FGND unless otherwise stated, see [Figure 12](#)

SYMBOL	PARAMETER	PIN	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{TH-(IP)}$	Low-level device input threshold voltage	IP0–IP7	18 V < V <sub>24</sub> < 34 V, R <sub>IN</sub> = 0 Ω, R <sub>LIM</sub> = 25 kΩ	4	4.3		V	
$V_{TH+(IP)}$	High-level device input threshold voltage				5.2	5.5	V	
$V_{HYS(IP)}$	Device input hysteresis				0.9		V	
$V_{TH-(IN)}$	Low-level field input threshold voltage	measured at field side of R <sub>IN</sub>	18 V < V <sub>24</sub> < 34 V, R <sub>IN</sub> = 1.2 kΩ ± 5%, R <sub>LIM</sub> = 25 kΩ	6	8.4		V	
$V_{TH+(IN)}$	High-level field input threshold voltage				9.4	10	V	
$V_{HYS(IN)}$	Field input hysteresis				1		V	
$V_{TH-(V24)}$	Low-level V24-monitor threshold voltage	V24		15	16.05		V	
$V_{TH+(V24)}$	High-level V24-monitor threshold voltage					16.8	18	V
$V_{HYS(V24)}$	V24-monitor hysteresis					0.75		V
R <sub>IP</sub>	Input resistance	IP0–IP7	3 V < V <sub>IPX</sub> < 6 V, R <sub>IN</sub> = 1.2 kΩ ± 5%, R <sub>LIM</sub> = 25 kΩ	1.4	1.83	2.3	kΩ	
I <sub>IP-LIM</sub>	Input current limit				10 V < V <sub>IPX</sub> < 34 V, R <sub>LIM</sub> = 25 kΩ	3.15	3.6	4
V <sub>OL</sub>	Logic low-level output voltage	SOP, CHOK	I <sub>OL</sub> = 20 μA			0.4	V	
V <sub>OH</sub>	Logic high-level output voltage			I <sub>OH</sub> = –20 μA	4			V
I <sub>IL</sub>	Logic input leakage current	DB0, DB1, SIP, LD, CE, CLK		–50		50	μA	
I <sub>RE-on</sub>	RE on-state current	RE0–RE7	R <sub>LIM</sub> = 25 kΩ, RE <sub>X</sub> = FGND	2.8	3.15	3.5	mA	
I <sub>CC(V24)</sub>	Supply current	V24	IP0 to IP7 = V24, 5VOP = open, RE <sub>X</sub> = FGND, All logic inputs open			8.7	mA	
V <sub>O(5V)</sub>	Linear regulator output voltage	5VOP	18 V < V <sub>24</sub> < 34 V, no load	4.5	5	5.5	V	
			18 V < V <sub>24</sub> < 34 V, I <sub>L</sub> = 50 mA	4.5	5	5.5		
I <sub>LIM(5V)</sub>	Linear regulator output current limit				115		mA	
$\Delta V_5/\Delta V_{24}$	Line regulation	5VOP, V24	18 V < V <sub>24</sub> < 34 V, I <sub>L</sub> = 5 mA			2	mV/V	
t <sub>DB</sub>	Debounce times of input channels	IP0–IP7	DB0 = open, DB1 = FGND		0		ms	
			DB0 = FGND, DB1 = open		1			
			DB0 = DB1 = open		3			
t <sub>DB-HL</sub>	Voltage monitor debounce time after V24 < 15 V (CHOK turns low)	V24, CHOK			1		ms	
t <sub>DB-LH</sub>	Voltage monitor debounce time after V24 > 18 V (CHOK turns high)				6		ms	
T <sub>SHDN</sub>	Shutdown temperature				170		°C	

## 6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)




SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$t_{W1}$	CLK pulse width	See <a href="#">Figure 9</a>	4			ns
$t_{W2}$	$\overline{LD}$ pulse width	See <a href="#">Figure 7</a>	6			ns
$t_{SU1}$	SIP to CLK setup time	See <a href="#">Figure 10</a>	4			ns
$t_{H1}$	SIP to CLK hold time	See <a href="#">Figure 10</a>	2			ns
$t_{SU2}$	Falling edge to rising edge ( $\overline{CE}$ to CLK) setup time	See <a href="#">Figure 11</a>	4			ns
$t_{REC}$	$\overline{LD}$ to CLK recovery time	See <a href="#">Figure 8</a>	2			ns
$f_{CLK}$	Clock pulse frequency (50% duty cycle)	See <a href="#">Figure 9</a>	DC		100	MHz

## 6.7 Switching Characteristics



over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH1}, t_{PHL1}$	CLK to SOP	$C_L = 15$ pF, see <a href="#">Figure 9</a>			10	ns
$t_{PLH2}, t_{PHL2}$	$\overline{LD}$ to SOP	$C_L = 15$ pF, see <a href="#">Figure 7</a>			14	ns
$t_r, t_f$	Rise and fall times	$C_L = 15$ pF, see <a href="#">Figure 9</a>			5	ns

### 6.8 Typical Input Characteristics



### 6.9 Typical Voltage Regulator Performance Characteristics







## 7 Parameter Measurement Information

### 7.1 Waveforms

For the complete serial interface timing, refer to [Figure 21](#).



### 7.2 Signal Conventions



Copyright © 2016, Texas Instruments Incorporated


Figure 12. On/Off Threshold Voltage Measurements

## 8 Detailed Description

### 8.1 Overview

The SN65HVS883 is an 8 channel, digital input serializer which operates from a 24 V supply and accepts digital inputs of up to 34 V on the 8 channels (IP0-IP7). The device provides a serially shifted digital output with reduced voltage ranges of 0-5 V for applications in industrial and building automation systems. The SN65HVS883 meets JEDEC standards for ESD protection (refer to [ESD Ratings](#)), and is SPI compatible for interfacing with standard microcontrollers. The serializer operates in 2 fundamental modes: Load Mode and Shift mode. In Load mode, information from the field inputs is allowed to latch into the shift register. In Shift mode, the information stored in the parallel shift register can be serially shifted to the serial output (SOP). A detailed description of the functional modes is available in the [Device Functional Modes](#) section.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 Digital Inputs

Each digital input operates as a controlled current sink limiting the input current to a maximum value of  $I_{LIM}$ . The current limit is derived from the reference current via  $I_{LIM} = n \times I_{REF}$ , and  $I_{REF}$  is determined by  $I_{REF} = V_{REF}/R_{LIM}$ . Thus, changing the current limit requires the change of  $R_{LIM}$  to a different value via:  $R_{LIM} = n \times V_{REF}/I_{LIM}$ .

Inserting the actual values for  $n$  and  $V_{REF}$  gives:  $R_{LIM} = 90 \text{ V} / I_{LIM}$ .

While the device is specified for a current limit of **3.6 mA**, (via  $R_{LIM} = 25 \text{ k}\Omega$ ), it is easy to lower the current limit to further reduce the power consumption. For example, for a current limit of **2.5 mA** simply calculate:

$$R_{LIM} = \frac{90 \text{ V}}{I_{LIM}} = \frac{90 \text{ V}}{2.5 \text{ mA}} = 36 \text{ k}\Omega \tag{1}$$




Figure 13. Digital Input Stage


#### 8.3.2 Debounce Filter

The HVS883 applies a simple analog/digital filtering technique to remove unintended signal transitions due to contact bounce or other mechanical effects. Any new input (either low or high) must be present for the duration of the selected debounce time to be latched into the shift register as a valid state.

The logic signal levels at the control inputs, DB0 and DB1 of the internal Debounce-Select logic determine the different debounce times listed in the following truth table.

Table 1. Debounce Times

DB1	DB0	FUNCTION
Open	Open	3 ms delay
Open	FGND	1 ms delay
FGND	Open	0 ms delay (Filter bypassed)
FGND	FGND	Reserved


**Figure 14. Equivalent Input Diagram**

### 8.3.3 Shift Register

The conversion from parallel input to serial output data is performed by an eight-channel, parallel-in serial-out shift register. Parallel-in access is provided by the internal inputs, PIP0–PIP7, that are enabled by a low level at the load input (LD). When clocked, the latched input data shift towards the serial output (SOP). The shift register also provides a clock-enable function.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while  $\overline{\text{LD}}$  is held high and the clock enable ( $\overline{\text{CE}}$ ) input is held low for all registers in the shift register except the last register which is latched by a high-to-low transition. Parallel loading is inhibited when LD is held high. The parallel inputs to the register are enabled while  $\overline{\text{LD}}$  is low independently of the levels of the CLK,  $\overline{\text{CE}}$ , or serial (SIP) inputs.



**Figure 15. Shift Register Logic Structure**

Table 2. Function Table

INPUTS			FUNCTION
LD	CLK	CE	
L	X	X	Parallel load
H	X	H	No change
H	↑	L	Shift <sup>(1)</sup>
H	↓	L	Shift <sup>(2)</sup>

- (1) Shift = content of each internal register, except the last register, shifts towards serial output.
- (2) Shift = content of the last register shifts towards serial output.

### 8.3.4 Voltage Regulator

The on-chip linear voltage regulator provides a 5 V supply to the internal- and external circuitry, such as digital isolators, with an output drive capability of 50 mA and a typical current limit of 115 mA. The regulator accepts input voltages from 34 V down to 10 V. Because the regulator output is intended to supply external digital isolator circuits proper output voltage decoupling is required. For best results connect a 1 μF and a 0.1 μF ceramic capacitor as close as possible to the 5VOP-output. For longer traces between the SN65HVS883 and isolators of the ISO72xx family use additional 0.1 μF and 10 pF capacitors next to the isolator supply pins. Make sure, however, that the total load capacitance does not exceed 4.7 μF.

For good stability the voltage regulator requires a minimum load current,  $I_{L-MIN}$ . Ensure that under any operating condition the ratio of the minimum load current in mA to the total load capacitance in μF is larger than 1:

$$\frac{I_{L-MIN}}{C_L} > \frac{1 \text{ mA}}{1 \mu\text{F}} \tag{2}$$

### 8.3.5 Supply Voltage Monitor

The integrated supply voltage monitor senses the supply voltage of the SN65HVS883 at the V24-pin. If this voltage drops below 15 V but stays within the regulator’s operating range, i.e.,  $15 \text{ V} > V24 > 10 \text{ V}$ , the output CHOK goes low 1 ms later. When the supply voltage returns to 24 V, the CHOK output turns logic high after 6 ms. Should the supply voltage drop below 10 V, the device ceases operation. Upon the supply returning to above 18 V, the CHOK output turns high again after 6 ms.




Figure 16. CHOK Output Timing as a Function of Supply Voltage Drop at V24

## 8.4 Device Functional Modes

The 2 functional modes of operation are Load mode and Shift mode.

Load mode enables information from the field inputs to latch into the shift register. To enter load mode, the  $\overline{\text{LD}}$  pin must be held low, and the device remains in load mode regardless of the CLK,  $\overline{\text{CE}}$ , or serial (SIP) input levels. A high level at the  $\overline{\text{LD}}$  pin switches the device into Shift mode.

When the device is in Shift mode, a low level at the  $\overline{\text{CE}}$  pin causes the data stored in all registers of the parallel shift register except for the last register, to be serially shifted toward the serial output (SOP) on the rising edge of CLK. The final register in the shift register will be shifted toward the serial output (SOP) on the falling edge of CLK. A high level at the  $\overline{\text{CE}}$  pin inhibits the serial shifting, which is demonstrated in [Figure 21](#). After 8 consecutive CLK cycles, the serial output (SOP) remains at the level of the serial input (SIP) which is internally pulled to logic high. A logic high at the  $\overline{\text{CE}}$  pin is required to signify the end of the serial data output. For of a daisy chained configuration, the serial output (SOP) of the SN65HVS883 can be connected to the serial input (SIP) of a following device, and additional clock cycles are required to shift the additional data out of the chain. The number of consecutive clock cycles will equal 8 times the number of devices in the chain. See [Figure 22](#) for an example of a cascaded chain of 4x SN65HVS883.

## 9 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 System-Level EMC

The SN65HVS883 must operate reliably in harsh industrial environments. At a system level, the device is tested according to several international electromagnetic compatibility (EMC) standards.

In addition to the device internal ESD structures, external protection circuitry, such as the one in [Figure 17](#), can be used to absorb as much energy from burst- and surge-transients as possible.



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Typical EMC Protection Circuitry for Supply and Signal Inputs

Table 3. Components

DESIGNATOR	DESCRIPTION
D <sub>TS</sub>	39 V Transient Voltage Suppressor: SM15T39CA
D <sub>RP</sub>	Super Rectifier: BYM10-1000, or General Purpose rectifier: 1N4007
D <sub>Z</sub>	33 V – 36 V fast Zener Diode, Z2SMB36
R <sub>S</sub>	56 Ω, 1/3 W MELF Resistor
R <sub>IN</sub>	1.2 kΩ, 1/4 W MELF Resistor
C <sub>IN</sub>	22 nF, 60 V Ceramic Capacitor
C <sub>HV</sub>	4.7 nF, 2 kV Ceramic Capacitor
C <sub>C</sub>	n x 220 nF, 60 V Ceramic Capacitors
C <sub>B</sub>	1 μF - 10 μF, 60 V Ceramic Capacitor

### 9.1.2 Input Channel Switching Characteristics

The input stage of the SN65HVS883 is so designed, that for an input resistor  $R_{IN} = 1.2\text{ k}\Omega$  the trip point for signalling an ON-condition is at 9.4 V at 3.6 mA. This trip point satisfies the switching requirements of IEC61131-2 Type 1 and Type 3 switches.




Figure 18. Switching Characteristics for IEC61131-2 Type 1, 2, and 3 Proximity Switches

For a Type 2 switch application, two inputs are connected in parallel. The current limiters then add to a total maximum current of 7.2 mA. While the return-path (RE-pin), of one input might be used to drive an indicator LED, the RE-pin of the other input channel should be connected to ground (FGND).

Paralleling input channels reduces the number of available input channels from an octal Type 1 or Type 3 input to a quad Type 2 input device. Note, that in this configuration output data of an input channel is represented by two shift register bits.




Figure 19. Paralleling Two Type 1 or Type 3 Inputs Into One Type 2 Input



### 9.1.3 Digital Interface Timing

The digital interface of the SN65HVS883 is SPI compatible and interfaces, isolated or non-isolated, to a wide variety of standard micro controllers.




Figure 20. Simple Isolation of the Shift Register Interface

Upon a low-level at the load input,  $\overline{LD}$ , the information of the field inputs, IP0 to IP7 is latched into the shift register. Taking  $\overline{LD}$  high again blocks the parallel inputs of the shift register from the field inputs. A low-level at the clock-enable input,  $\overline{CE}$ , enables the clock signal, CLK, to serially shift the data to the serial output, SOP. Data is clocked into the shift register at the rising edge of CLK and out of the shift register on the falling edge of CLK. Thus after eight consecutive clock cycles all field input data have been clocked out of the shift register and the information of the serial input, SIP, appears at the serial output, SOP.

The  $\overline{CE}$  signal should only be transitioned low while the CLK signal is low which ensures that a rising edge of CLK occurs before a falling edge of CLK. This shifts the data into and through the shift register up until the final register before the first bit that was loaded into the final register is shifted out the serial output, SOP. If a falling edge of CLK is seen first following the transition of  $\overline{CE}$  to low, the final register outputs the first bit, IP0, on the serial output, SOP, before shifting the rest of the bits through the shift register. The previous value of the second to last register prior to the  $\overline{LD}$  event will then be shifted into the final register on the next rising CLK edge and output on the serial output, SOP, before the next valid bit, IP1, is output on the serial output, SOP. This appears as an erroneous bit in the serial data. Also, depending on how many falling CLK edges were seen before the  $\overline{CE}$  signal is transitioned back high, the final bit, IP7, may not get shifted out of the shift register.




Figure 21. Interface Timing for Parallel-Load and Serial-Shift Operation of the Shift Register

### 9.1.4 Cascading for High Channel Count Input Modules

Designing high-channel count modules require cascading multiple SN65HVS883 devices. Simply connect the serial output (SOP) of a leading device with the serial input (SIP) of a following device without changing the processor interface.





Figure 22. Cascading Four SN65HVS883 for a 32-Channel Input Module

**NOTE**

When daisy-chaining multiple devices, the maximum operating rate (CLK pulse width) may need to be restricted in order to maintain minimum set-up/hold timing relationships between the serial data (SIP/SOP) and the CLK line.

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 23. Typical Digital Input Module Application

## Typical Application (continued)

### 9.2.1 Design Requirements

The simplified schematic in [Figure 23](#) demonstrates a typical application of the SN65HVS883 for sensing the state of digital switches with 24-V high logic levels. In this application, a 5-V host controller must receive the state of 8 switches as a serial input, while remaining isolated from the high voltage power supply.

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Input Stage

Selection of the current limiting resistor  $R_{LIM}$  sets the input current limit  $I_{LIM}$  for the device. [Digital Inputs](#) includes necessary equations for choosing the limiting resistor.

The On/Off voltage thresholds at the device pin  $V_{TH(IP+)}$  and  $V_{TH(IP-)}$  are fixed to 5.2 V and 4.3 V respectively, however the On/Off voltage thresholds of the field input  $V_{TH(IN+)}$  and  $V_{TH(IN-)}$  are determined by the value of the series resistor  $R_{IN}$  placed between the field input and the device. The threshold voltage  $V_{TH(IN+)}$  is determined with the following equation:

$$V_{TH(IN+)} = I_{IN} \times R_{IN} + V_{TH(IP+)} \tag{3}$$

Substituting [Equation 1](#) and solving for  $R_{IN}$  produces an equation for  $R_{IN}$  given a desired on-threshold.

$$R_{IN} = \frac{(V_{TH(IN+)} - 5.2V) \times R_{LIM}}{90V} \tag{4}$$

The following equation can be used to calculate the off-threshold voltage given a value for  $R_{IN}$

$$V_{TH(IN-)} = \frac{90V \times R_{IN}}{R_{LIM}} + V_{TH(IP-)} \tag{5}$$

[Figure 24](#) contains an example input characteristic:




Figure 24. SN65HVS883 Example Input Characteristic

## Typical Application (continued)

### 9.2.2.2 Setting Debounce Time


The logic signals at the DB0 and DB1 pins determine the denounce times for the device according to the table in section 6.5. The DB0 and DB1 pins are internally pulled high. Connecting the pins to GND in different configurations allows for selection of 0, 1, or 3 ms debounce times. In noisy environments, it is recommended that unused DB pins should be connected externally to a 5 V supply.

### 9.2.2.3 Example: High-Voltage Sensing Application

For the high-voltage sensing application in [Figure 23](#), inputs from each switch (S0-S7) are connected to the 8 parallel inputs (IP0-IP7) of the SN65HVS883 through 1.2 kΩ MELF resistors. Small capacitors (22 nF) are tied to ground at each input to provide noise protection for the signals. A resistor is added between the R<sub>LIM</sub> pin and GND to provide a device current limit according to the equation  $I_{LIM} = 90 \text{ V} / R_{LIM}$ . In this example, with a 24.9 kΩ resistor, the current limit for the device is set to 3.6 mA. LEDs are placed between pins RE0-RE7 to allow for external status observation of the parallel inputs. Finally the SN65HVS883 is connected through a digital isolation device to the host controller to provide galvanic isolation to the external interfaces and to allow for communication between the 5 V SN65HVS883 logic and the 5-V host controller. The host controller manages mode switching and clocking of the SN65HVS883 through the digital isolation device.

### 9.2.3 Application Curve

The application traces acquired in [Figure 25](#) demonstrates the typical behavior of the SN65HVD883 when in shift mode (Load Pulse Input pulled high and Clock Enable Input pulled low). Channel 1 shows the SIP input, Channel 2 shows the CLK input, and Channel 3 shows the SOP output.



**Figure 25. SN65HVS883 Serial Input and Output Timing**

## 10 Power Supply Recommendations


The SN65HVS883 operates within a recommended supply voltage range from 4.5 V to 5.5 V. A 0.1  $\mu\text{F}$  or larger capacitor should be placed between  $V_{\text{CC}}$  and ground to improve power supply noise immunity. A current limiting resistor can be used to reduce overall power consumption as described in [Digital Inputs](#). The high voltage parallel field inputs can accept voltages ranging from 0 V to 34 V, however all other inputs must remain between 0 V to 5 V. Refer to the [Recommended Operating Conditions](#) table for more detailed voltage suggestions. High voltage field inputs should be buffered as shown in [Figure 23](#) to improve input noise immunity.

## 11 Layout

### 11.1 Layout Guidelines

1. Place series MELF resistors between the field inputs and the device input pins.
2. Place small  $\sim 22$  nF capacitors close to the field input pins to reduce noise.
3. Place a supply buffering 0.1- $\mu\text{F}$  capacitor around as close to the  $V_{\text{CC}}$  pin as possible.

### 11.2 Layout Example



## 12 デバイスおよびドキュメントのサポート

### 12.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商標

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD (静電破壊) 保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.6 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVS883PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HVS883	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## GENERIC PACKAGE VIEW


**PWP 28**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224765/B



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated