



Order

Now





SN74AUP1G80

SCES593F-JULY 2004-REVISED JULY 2017

SN74AUP1G80 Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop

1 Features

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption (I_{CC} = 0.9 μA Maximum)
- Low Dynamic-Power Consumption (C_{pd} = 4.3 pF Typical at 3.3 V)
- Low Input Capacitance (C_i = 1.5 pF Typical)
- Low Noise Overshoot and Undershoot <10% of V_{CC}
- Ioff Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input
- Transition and Better Switching Noise Immunity at the Input
 - $(V_{hys} = 250 \text{ mV Typical at 3.3 V})$
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t_{pd} = 4.4 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications

2 Applications

- Home Automation
- Factory Automation
- Test and Measurement
- Enterprise Switching
- Telecom Infrastructure
- Personal Electronics
- White Goods

3 Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family assures a low staticand dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life (see *AUP – The Lowest-Power Family*). This product also maintains excellent signal integrity (see *Excellent Signal Integrity*).

This is a single positive-edge-triggered D-type flipflop. When data at the data (D) input meets the setup time requirement, the data is transferred to the \overline{Q} output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoStar[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
SN74AUP1G80DBV	SOT-23 (5)	1.60 mm × 2.90 mm					
SN74AUP1G80DCK	SC70 (5)	1.25 mm × 2.00 mm					
SN74AUP1G80DRY	SON (6)	1.00 mm × 1.45 mm					
SN74AUP1G80DSF	SON (6)	1.00 mm × 1.00 mm					
SN74AUP1G80YFP	DSBGA (6)	0.76 mm × 1.16 mm					
SN74AUP1G80YZP	DSBGA (5)	0.89 mm × 1.39 mm					
SN74AUP1G80DPW	X2SON (5)	0.80 mm × 0.80 mm					

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



ÈXAS STRUMENTS

www.ti.com

Table of Contents

1	Feat	ures 1
2	App	lications1
3	Desc	cription1
4	Revi	sion History 2
5	Pin (Configuration and Functions 3
6		cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics: $T_A = 25^{\circ}C$
	6.6	Electrical Characteristics: $T_A = -40^{\circ}C$ to $+85^{\circ}C$ 7
	6.7	Timing Requirements 7
	6.8	Switching Characteristics: $C_L = 5 \text{ pF}$
	6.9	Switching Characteristics: $C_L = 10 \text{ pF}$
	6.10	Switching Characteristics: C _L = 15 pF 9
	6.11	Switching Characteristics: C _L = 30 pF 10
	6.12	Operating Characteristics 11
	6.13	Typical Characteristics 11
7	Para	meter Measurement Information 12
	7.1	Propagation Delays, Setup and Hold Times, and Pulse Duration 12


	7.2	Enable and Disable Times	13
8	Deta	iled Description	14
	8.1	Overview	
	8.2	Functional Block Diagram	14
	8.3	Feature Description	
		Device Functional Modes	
9	App	lication and Implementation	16
	9.1	Application Information	
	9.2	Typical Application	
10		ver Supply Recommendations	
11		out	
		Layout Guidelines	
		Layout Example	
12		ice and Documentation Support	
	12.1		
	12.2		
	12.3		
	12.4		
	12.5		
	12.6	-	
13	Mec	hanical, Packaging, and Orderable	
		mation	18

4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Ch	nanges from Revision E (May 2010) to Revision F	Page
•	Added DPW (X2SON) package	1
•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Deleted Ordering Information table, see Mechanical, Packaging, and Orderable Information at the end of the data sheet	1
•	Added Junction temperature, T _J in Absolute Maximum Ratings table	4



5 Pin Configuration and Functions



Top View



Pin Functions

	PIN						
NAME	DBV, DCK	DRY, DSF	YFP	YZP	DPW	I/O	DESCRIPTION
D	1	1	A1	A1	1	I	Data input
CLK	2	2	B1	B1	2	I	Positive-Edge-Triggered Clock input
GND	3	3	C1	C1	3	_	Ground pin
Q	4	4	C2	C2	4	0	Inverted output
NC	_	5	B2	_	_	_	No Internal Connection
V _{CC}	5	6	A2	A2	5	—	Positive Supply

Copyright © 2004–2017, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	4.6	V
VI	Input voltage ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any output in the	-0.5	4.6	V	
Vo	Voltage range applied to any output in the	e high or low state ⁽²⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V ₀ < 0		-50	mA
lo	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
V(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See $^{(1)}$

			MIN	MAX	UNIT
V_{CC}	Supply voltage		0.8	3.6	V
		$V_{CC} = 0.8 V$	V _{CC}		
v	I Pak Jawa Pawatan Itawa	V_{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		V
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.6		v
		$V_{CC} = 3 V$ to 3.6 V	2		
		$V_{CC} = 0.8 V$		0	
v	Low-level input voltage	V_{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V
V _{IL}		V_{CC} = 2.3 V to 2.7 V		0.7	v
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.9	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V _{CC}	V
		$V_{CC} = 0.8 V$		-20	μA
		$V_{CC} = 1.1 V$		-1.1	
	High-level output current ⁽²⁾	$V_{CC} = 1.4 V$		-1.7	
I _{OH}		V _{CC} = 1.65		-1.9	mA
		V_{CC} = 2.3 V		-3.1	
		$V_{CC} = 3 V$		-4	

 All unused inputs of the device must be held at V_{CC} or GND to assure proper device operation. See *Implications of Slow or Floating* CMOS Inputs, SCBA004.

- (2) Defined by the signal integrity requirements and design-goal priorities.
- 4 Submit Documentation Feedback



Recommended Operating Conditions (continued)

See (1)

			MIN	MAX	UNIT		
I _{OL}		$V_{CC} = 0.8 V$		20	μA		
		$V_{CC} = 1.1 V$		1.1			
	Low-level output current ⁽²⁾ $\frac{V_{CC} = 1.4 \text{ V}}{V_{CC} = 1.65 \text{ V}}$ $\frac{V_{CC} = 2.3 \text{ V}}{V_{CC} = 3 \text{ V}}$		1.7				
		V _{CC} = 1.65 V		1.9	mA		
		$V_{CC} = 2.3 V$		3.1			
		$V_{CC} = 3 V$		4			
$\Delta t / \Delta v$	Input transition rise or fall rate	V_{CC} = 0.8 V to 3.6 V		200	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

6.4 Thermal Information

		SN74AUP1G80							
THERMAL METRIC ⁽¹⁾		DBV (SOT)	DCK (SC70)	DRY (SON)	DSF (SON)	YFP (DSBGA)	YZP (DSBGA)	DPW (X2SON)	UNIT
			5 PINS	6 PINS	6 PINS	6 PINS	5 PINS	5 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	267.2	284.1	341.1	377.1	125.4	146.2	489.2	°C/W
$R_{\thetaJC(top)}$	Junction-to-case (top) thermal resistance	191.9	208.5	233.1	187.7	1.9	1.4	226.3	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	101.1	103.1	206.7	236.6	37.2	39.3	352.9	°C/W
ΨJT	Junction-to-top characterization parameter	83.0	76.6	63.4	29.0	0.5	0.7	38.2	°C/W
Ψјв	Junction-to-board characterization parameter	100.8	102.3	206.7	236.3	37.5	39.8	352.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	150.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SN74AUP1G80

SCES593F-JULY 2004-REVISED JULY 2017

www.ti.com

ISTRUMENTS

ÈXAS

6.5 Electrical Characteristics: T_A = 25°C

over recommended operating free-air temperature range, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} – 0.1			
	I _{OH} = -1.1 mA	1.1 V	0.75 × V _{CC}			
	I _{OH} = -1.7 mA	1.4 V	1.11			
N/	I _{OH} = -1.9 mA	1.65 V	1.32			
V _{OH}	I _{OH} = -2.3 mA	2.2.1/	2.05			V
	I _{OH} = -3.1 mA	= -3.1 mA 2.3 V 1.9				
$I_{OH} = -2.7 \text{ mA}$ 3 V 2.72						
	$I_{OH} = -4 \text{ mA}$	3 V	2.6	TYP MAX		
	I _{OL} = 20 μA	0.8 V to 3.6 V			0.1	
	I _{OL} = 1.1 mA	1.1 V			$0.3 \times V_{CC}$	
	I _{OL} = 1.7 mA	1.4 V			0.31	
N/	I _{OL} = 1.9 mA	1.65 V			0.31	V
V _{OL}	I _{OL} = 2.3 mA	0.01/			0.31	v
	I _{OL} = 3.1 mA	2.3 V			0.44	
	I _{OL} = 2.7 mA	0.1/			0.31	
	I _{OL} = 4 mA	3 V			0.44	
I _I D or CLK input	$V_I = GND$ to 3.6 V	0 V to 3.6 V			0.1	μA
I _{off}	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V}$	0 V			0.2	μA
ΔI_{off}	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V}$	0 V to 0.2 V			0.2	μA
I _{CC}	$V_{I} = GND \text{ or } V_{CC} \text{ to } 3.6 \text{ V}, I_{O} = 0$	0.8 V to 3.6 V			0.5	μA
ΔI_{CC}	$V_{I} = V_{CC} - 0.6 V$, ⁽¹⁾ $I_{O} = 0$	3.3 V			40	μA
<u> </u>		0 V		1.5		~
Ci	$V_1 = V_{CC}$ or GND	3.6 V		1.5		pF
Co	V _O = GND	0 V		3		pF

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

Copyright © 2004–2017, Texas Instruments Incorporated



6.6 Electrical Characteristics: $T_A = -40^{\circ}C$ to +85°C

over recommended operating free-air temperature range, $T_A = -40^{\circ}$ C to +85°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
	I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} – 0.1		
	$I_{OH} = -1.1 \text{ mA}$	1.1 V	$0.7 \times V_{CC}$		
	$I_{OH} = -1.7 \text{ mA}$	1.4 V	1.03		
V _{OH}	I _{OH} = -1.9 mA	1.65 V	1.3		v
VOH	$I_{OH} = -2.3 \text{ mA}$	2.2.1/	1.97		v
	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.85		
	$I_{OH} = -2.7 \text{ mA}$	3 V	2.67		
	$I_{OH} = -4 \text{ mA}$	3 V	2.55		
	I _{OL} = 20 μA	0.8 V to 3.6 V		0.1	
	I _{OL} = 1.1 mA	1.1 V		$0.3 \times V_{CC}$	
	I _{OL} = 1.7 mA	1.4 V		0.37	
V	I _{OL} = 1.9 mA	1.65 V		0.35	v
V _{OL}	I _{OL} = 2.3 mA	2.2.1/		0.33	v
	I _{OL} = 3.1 mA	2.3 V		0.45	
	I _{OL} = 2.7 mA	2.1/		0.33	
	$I_{OL} = 4 \text{ mA}$	3 V		0.45	
I _I D or CLK input	$V_I = GND$ to 3.6 V	0 V to 3.6 V		0.5	μA
l _{off}	V_1 or $V_0 = 0$ V to 3.6 V	0 V		0.6	μA
ΔI_{off}	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V}$	0 V to 0.2 V		0.6	μA
I _{CC}	$V_{I} = GND \text{ or } V_{CC} \text{ to } 3.6 \text{ V}, I_{O} = 0$	0.8 V to 3.6 V		0.9	μA
Δl _{CC}	$V_{I} = V_{CC} - 0.6 V_{,}^{(1)} I_{O} = 0$	3.3 V		50	μA

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

6.7 Timing Requirements

over recommended operating free-air temperature range, $T_A = -40^{\circ}$ C to +85°C (unless otherwise noted) (see Figure 3)

		V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
		0.8 V			20	
f _{clock}		1.2 V ± 0.1 V			80	
	Clock fraguency	1.5 V ± 0.1 V			120	MHz
	Clock frequency	1.8 V ± 0.15 V			160	
		2.5 V ± 0.2 V			220	
		3.3 V ± 0.3 V			260	
		0.8 V	5.5			
		1.2 V ± 0.1 V	2.5			
	Dulas duration CLK high or low	1.5 V ± 0.1 V	1.5			
t _w	Pulse duration, CLK high or low	1.8 V ± 0.15 V	1.6			
		2.5 V ± 0.2 V	1.7			
		3.3 V ± 0.3 V	1.9			

SN74AUP1G80

SCES593F-JULY 2004-REVISED JULY 2017



www.ti.com

Timing Requirements (continued)

	commended operating nee-air	temperature range,	ige, $I_A = -40^{\circ}C$ to +85°C (unless otherwise noted) (see Figure 3)					
			V _{CC}	MIN	TYP ⁽¹⁾	MAX	UNI	
			0.8 V	6.7	3.4			
t _{su}			1.2 V ± 0.1 V	2.4				
		Data high	1.5 V ± 0.1 V	1.2			ns	
		Data high	1.8 V ± 0.15 V	0.8			115	
			2.5 V ± 0.2 V	0.6				
	Coture times hafana CLIKA		3.3 V ± 0.3 V	0.4				
	Setup time before CLK↑		0.8 V	8.9	3.4			
			1.2 V ± 0.1 V	/ 2				
		Data law	1.5 V ± 0.1 V	1.3			ns	
		Data low	1.8 V ± 0.15 V	1.1				
			2.5 V ± 0.2 V	0.8				
			3.3 V ± 0.3 V	0.7				
			0.8 V	1	0			
			1.2 V ± 0.1 V	0				
			1.5 V ± 0.1 V	0				
h	Hold time, data after CLK↑		1.8 V ± 0.15 V	0			ns	
			2.5 V ± 0.2 V	0				
			3.3 V ± 0.3 V	0				

over recommended operating free-air temperature range, $T_A = -40^{\circ}C$ to +85°C (unless otherwise noted) (see Figure 3)

6.8 Switching Characteristics: $C_L = 5 \text{ pF}$

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			ТҮР	МАХ	UNIT
			\/08\/	$T_A = 25^{\circ}C$		91		
			V _{CC} = 0.8 V	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	90			l
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^{\circ}C$		175		l
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$ $V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$ $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	220			l
				$T_A = 25^{\circ}C$		237		l
£				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	230			MHz
f _{max}				$T_A = 25^{\circ}C$		269		
		$v_{\rm CC} = 1.8 \ v \pm 0.15 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	240			l	
			$V_{CC} = 2.5 V \pm 0.2 V$	$T_A = 25^{\circ}C$		280		
			$v_{\rm CC} = 2.3 \ v \pm 0.2 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	250			l
			$V_{CC} = 3.3 V \pm 0.3 V$	$T_A = 25^{\circ}C$		280		
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	260			L
			$V_{CC} = 0.8 V$	$T_A = 25^{\circ}C$		17.2		l
			1 2 1 4 2 1	$T_A = 25^{\circ}C$	3.2	7.1	14.9	
			$V_{CC} = 1.2 V \pm 0.1 V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.7		16.3	l
			V _{CC} = 1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	1.9	5	9.8	-
			$v_{CC} = 1.5 v \pm 0.1 v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.1		10.3	
t _{pd}	CLK	Q	V _{CC} = 1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	1.7	3.9	7.6	ns
			$v_{\rm CC} = 1.0 \ v \pm 0.15 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	1.6		8.1	-
			$V_{22} = 25 V \pm 0.2 V$	$T_A = 25^{\circ}C$	1.4	2.8	5.3	
			$V_{CC} = 2.5 V \pm 0.2 V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	1.2		5.6	I
				$T_A = 25^{\circ}C$	1.2	2.2	4.1	I
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	1		4.4	L



6.9 Switching Characteristics: C_L = 10 pF

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST C	TEST CONDITIONS				UNIT
			V 0.9.V	T _A = 25°C		68		
			$V_{CC} = 0.8 V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	70			
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^{\circ}C$		128		
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	170			
			V _{CC} = 1.5 V ± 0.1 V	$T_A = 25^{\circ}C$		189		
f			$v_{CC} = 1.5 \ v \pm 0.1 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	220			MHz
f _{max}			V _{CC} = 1.8 V ± 0.15 V	$T_A = 25^{\circ}C$		234		
			$v_{\rm CC} = 1.0 \ v \pm 0.13 \ v$	$T_A = -40^{\circ}C$ to +85°C	240			1
			$V_{CC} = 2.5 V \pm 0.2 V$	$T_A = 25^{\circ}C$		273		
			$v_{\rm CC} = 2.3 \ v \pm 0.2 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	250			-
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = 25^{\circ}C$		280		
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	260			
			$V_{CC} = 0.8 V$	$T_A = 25^{\circ}C$		19.4		
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^{\circ}C$	4.4	8.2	16.2	
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	3.4		17.7	
			$V_{CC} = 1.5 V \pm 0.1 V$	$T_A = 25^{\circ}C$	3.6	5.8	10.7	
			V _{CC} = 1.5 V ± 0.1 V	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.6		11.3	1
t _{pd}	CLK	Q	V _{CC} = 1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	2.9	4.6	8.4	ns
			$v_{\rm CC} = 1.0 \ v \pm 0.13 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.1		3	-
			V _{CC} = 2.5 V ± 0.2 V	$T_A = 25^{\circ}C$	2.2	3.3	5.9	
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	1.7		6.3	
			$V_{CC} = 3.3 V \pm 0.3 V$	$T_A = 25^{\circ}C$	1.9	2.7	4.7	
			$v_{\rm CC} = 3.3 \ v \pm 0.3 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	1.4		4.9	

6.10 Switching Characteristics: C_L = 15 pF

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CC	MIN	TYP	МАХ	UNIT	
			V _ 0 8 V	$T_A = 25^{\circ}C$		52		
			$V_{CC} = 0.8 V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	50			
			1211.011	$T_A = 25^{\circ}C$		98		
			$V_{CC} = 1.2 V \pm 0.1 V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	130			
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V} \qquad \frac{T_A = 25^{\circ}\text{C}}{T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}}$ $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V} \qquad \frac{T_A = 25^{\circ}\text{C}}{T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}}$		148			
£				180			MHz	
f _{max}				$T_A = 25^{\circ}C$		196		IVITIZ
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	240			
			V 25V 02V	$T_A = 25^{\circ}C$		249		
			$V_{CC} = 2.5 V \pm 0.2 V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	250			
			N 0.0.V 0.0.V	$T_A = 25^{\circ}C$		280		
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	260			

Switching Characteristics: $C_L = 15 \text{ pF}$ (continued)

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 3 and 1	Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CC	ONDITIONS	MIN	ТҮР	МАХ	UNIT
		ā	$V_{CC} = 0.8 V$	$T_A = 25^{\circ}C$		21.5		
			$V_{CC} = 1.2 V \pm 0.1 V$	T _A = 25°C	3	9.1	17.4	
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	4.1		19	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^{\circ}C$	3.2	6.5	11.7	ns
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	3.2		12.3	
t _{pd}	CLK		V _{CC} = 1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	2.7	4.2	9.2	
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.6		9.8	
				T _A = 25°C	2.2	3.8	6.5	
			$V_{CC} = 2.5 V \pm 0.2 V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.1		6.9	
			V _{CC} = 3.3 V ± 0.3 V	T _A = 25°C	1.9	3.1	5.1	
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	1.8		5.5	

6.11 Switching Characteristics: $C_L = 30 \text{ pF}$

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST C	ONDITIONS	MIN	ТҮР	МАХ	UNIT
			V _{CC} = 0.8 V	T _A = 25°C		32		
			$v_{\rm CC} = 0.8 \ v$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	20			
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$ $V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^{\circ}C$		71		
				$T_A = -40^{\circ}C$ to +85°C	80			
				$T_A = 25^{\circ}C$		104		
£				$T_A = -40^{\circ}C$ to +85°C	120			MHz
f _{max}			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = 25^{\circ}C$		133		
				$T_A = -40^{\circ}C$ to +85°C	160			
			$V_{CC} = 2.5 V \pm 0.2 V$	$T_A = 25^{\circ}C$		181		
			$v_{\rm CC} = 2.3 \ v \pm 0.2 \ v$	$T_A = -40^{\circ}C$ to +85°C	220			
			$V_{CC} = 3.3 V \pm 0.3 V$	$T_A = 25^{\circ}C$		257		
				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	260			
			$V_{CC} = 0.8 V$	$T_A = 25^{\circ}C$		28.4		
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^{\circ}C$	5.1	11.8	20.7	
				$T_A = -40^{\circ}C$ to $+85^{\circ}C$	6.2		28.7	
			V _{CC} = 1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	4.8	8.5	14.1	
			$v_{CC} = 1.3 v \pm 0.1 v$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	6.9		16.7	
t _{pd}	CLK	Q	V _{CC} = 1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	4	6.9	11.2	ns
			$v_{\rm CC} = 1.0 \ v \pm 0.15 \ v$	$T_A = -40^{\circ}C$ to +85°C	2		13.3	
				$T_A = 25^{\circ}C$	3.3	5.1	7.9	
		V	$V_{CC} = 2.5 V \pm 0.2 V$	$T_A = -40^{\circ}C$ to +85°C	3.2		9.3	
			V 22V 22V	$T_A = 25^{\circ}C$	2.9	4.2	6.4	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.8		7.5	




6.12 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
0			0.8 V	4	pF
			1.2 V ± 0.1 V	4	
		f = 10 MHz	1.5 V ± 0.1 V	4	
C _{pd}	Power dissipation capacitance		1.8 V ± 0.15 V	4	
			2.5 V ± 0.2 V	/ 4.1	
			3.3 V ± 0.3 V	4.3	

6.13 Typical Characteristics




STRUMENTS

XAS


7 Parameter Measurement Information

7.1 Propagation Delays, Setup and Hold Times, and Pulse Duration



LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
V _I	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}




NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f = 3 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{od} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




7.2 Enable and Disable Times



TEST	S1
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
V _I	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
V _D	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \le 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f = 3$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74AUP1G80 is a single positive-edge-triggered D-type flip-flop. Data at the input (D) is transferred to the output (\overline{Q}) on the positive-going edge of the clock pulse when the setup time requirement is met. Because the clock triggering occurs at a voltage level, it is not directly related to the rise time of the clock pulse. This allows for data at the input to be changed without affecting the level at the output, following the hold-time interval.

8.2 Functional Block Diagram




Figure 5. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* table must be followed at all times.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics:* $T_A = 25^{\circ}C$ table. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics:* $T_A = 25^{\circ}C$ table, using ohm's law (R = V ÷ I).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in *Recommended Operating Conditions* table to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



Feature Description (continued)




Figure 6. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics:* $T_A = 25^{\circ}C$ table.

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings* table.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G80 device.

INPU	OUTPUT	
CLK	D	Q
↑	Н	L
↑	L	н
L or H	Х	\overline{Q}_0

Table 1. Function Table

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A useful application for the SN74AUP1G80 is using it as a frequency divider. By feeding back the output (\overline{Q}) to the input (D), the output toggles on every rising edge of the clock waveform. The output goes HIGH once every two clock cycles, so essentially the frequency of the clock signal is divided by a factor of two. The device does not have preset or clear functions so the initial state of the output is unknown. This application implements the use of an override pin to initially set the input HIGH or LOW. Initialization is not needed, but should be kept in mind. Post initialization, the Override input is set to a high-impedance mode, or it can be used to force a HIGH or LOW output.

9.2 Typical Application




Figure 7. Clock Frequency Division

9.2.1 Design Requirements

For this application, a resistor must be placed on the feedback line in order for the initialization voltage from the override input to overpower the signal coming from the output (\overline{Q}). Without a resistor the state at the input would be unknown as the output of the SN74AUP1G80 is driving the line separate from the Override input.


The SN74AUP1G80 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta v$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
 - Input voltages are recommended to not go below 0 V and not exceed 4.6 V for any V_{CC}. See the *Absolute* Maximum Ratings table.
- 2. Recommended output conditions:
 - Load currents should not exceed ±20 mA. See the Absolute Maximum Ratings table.
 - Output voltages are recommended to not go below 0 V and not exceed the V_{CC} voltage. See the Absolute Maximum Ratings table.
- 3. Feedback resistor:
 - A 10-kΩ resistor is chosen to bias the input so the Override input can initialize the input and output. The resistor value is important because a resistance too high, such as 1 MΩ, would cause too much of a voltage drop, causing the output to no longer be able to drive the input. On the other hand, a resistor too low, such as a 1 Ω, would not bias enough and might cause bus contention between the Q output and the override input, possibly damaging the device.



Typical Application (continued)



10 Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table. A 0.1- μ F bypass capacitor is recommended to be connected from the VCC terminal to GND to prevent power disturbance. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example



TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs
- Designing and Manufacturing with TI's X2SON Packages
- How to Select Little Logic
- Introduction to Logic
- Power-Up Behavior of Clocked Devices
- Understanding Schmitt Triggers
- Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help

solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoStar, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		-		-	(-)	(6)	(-)		()	
SN74AUP1G80DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R	Samples
SN74AUP1G80DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H80R	Samples
SN74AUP1G80DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HX O, HXR)	Samples
SN74AUP1G80DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HX O, HXR)	Samples
SN74AUP1G80DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXF, HXK, HX O, HXR)	Samples
SN74AUP1G80DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXO, HXR)	Samples
SN74AUP1G80DCKTG4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HX5, HXO, HXR)	Samples
SN74AUP1G80DPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(B, BC)	Samples
SN74AUP1G80DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HX	Samples
SN74AUP1G80DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HX	Samples
SN74AUP1G80YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		HXN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G80DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G80DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G80DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74AUP1G80DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G80DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G80DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G80DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G80DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74AUP1G80DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G80DRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
SN74AUP1G80DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G80DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G80YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

8-Feb-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G80DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G80DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G80DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
SN74AUP1G80DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G80DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G80DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74AUP1G80DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G80DCKT	SC70	DCK	5	250	203.0	203.0	35.0
SN74AUP1G80DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
SN74AUP1G80DRYR	SON	DRY	6	5000	183.0	183.0	20.0
SN74AUP1G80DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G80DSFR	SON	DSF	6	5000	210.0	185.0	35.0
SN74AUP1G80YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0


DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G


DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



DRY0006A

EXAMPLE BOARD LAYOUT

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



DRY0006A

EXAMPLE STENCIL DESIGN

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DSF0006A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MO-287, variation X2AAF.




DSF0006A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




DSF0006A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4211218-3/D


DPW0005A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.




DPW0005A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).




DPW0005A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DPW0005B



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.




DPW0005B

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).




DPW0005B

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




YFP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




YFP0006

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




YFP0006

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated