SCDS138 - OCTOBER 2003

- Member of the Texas Instruments Widebus™ Family
- Undershoot Protection for Off-Isolation on A and B Ports Up to -2 V
- B-Port Outputs Are Precharged by Bias Voltage (BIASV) to Minimize Signal Distortion During Live Insertion and Hot-Plugging
- Supports PCI Hot Plug
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (r<sub>on</sub>) Characteristics (r<sub>on</sub> = 3 Ω Typical)
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C<sub>io(OFF)</sub> = 5.5 pF Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I<sub>CC</sub> = 3 μA Max)

- V<sub>CC</sub> Operating Range From 4 V to 5.5 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22

   2000-V Human-Body Model (A114-B, Class II)
   (A000 V Charged Davise Model (C104)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

	•	,	
ON		J <sub>24</sub>	V <sub>CC</sub>
A1	2	23	B1
A2	<b>[</b> 3	22	B2
A3	4	21	B3
A4	5	20	B4
A5	6	19	B5
A6	[7	18	B6
A7	8 ]	17	B7
A8	9	16	B8
A9	10	15	B9
A10	[ 11	14	B10
GND	12	13	BIASV
	-		

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)

#### description/ordering information

The SN74CBT6800C is a high-speed TTL-compatible FET bus switch with low ON-state resistance ( $r_{on}$ ), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT6800C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCDS138 - OCTOBER 2003

#### description/ordering information (continued)

The SN74CBT6800C is a 10-bit bus switch with a single output-enable (ON) input. When ON is low, the 10-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When ON is high, the 10-bit bus switch is OFF, and a high-impedance state exists between the A and B ports. The B port is precharged to BIASV through the equivalent of a 10-k $\Omega$  resistor when  $\overline{ON}$  is high, or if the device is powered down ( $V_{CC} = 0 V$ ).

During insertion (or removal) of a card into (or from) an active bus, the card's output voltage may be close to GND. When the connector pins make contact, the card's parasitic capacitance tries to force the bus signal to GND, creating a possible glitch on the active bus. This glitching effect can be reduced by using a bus switch with precharged bias voltage (BIASV) of the bus switch equal to the input threshold voltage level of the receivers on the active bus. This method will ensure that any glitch produced by insertion (or removal) of the card will not cross the input threshold region of the receivers on the active bus, minimizing the effects of live-insertion noise.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{ON}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKAG	Eţ	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
		Tube	SN74CBT6800CDW	ODTODOO	
	SOIC – DW	Tape and reel	SN74CBT6800CDWR	CBT6800C	
		Tube	SN74CBT6800CDB	OTCODO	
-40°C to 85°C	SSOP – DB	Tape and reel	SN74CBT6800CDBR	CT6800C	
-40°C 10 85°C	SSOP (QSOP) – DBQ	Tape and reel	SN74CBT6800CDBQR	CBT6800C	
		Tube	SN74CBT6800CPW	070000	
	TSSOP – PW	Tape and reel	SN74CBT6800CPWR	CT6800C	
	TVSOP – DGV	Tape and reel	SN74CBT6800CDGVR	CT6800C	


#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE										
INPUT ON	INPUT/OUTPUT A	FUNCTION								
L	В	A port = B port								
н	Z	Disconnect B port = BIASV								



logic diagram (positive logic)



simplified schematic, each FET switch (SW)



 $^{\dagger}\,\text{EN}$  is the internal enable signal applied to the switch.



SCDS138 - OCTOBER 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		
Bias supply voltage range, BIASV		
Control input voltage range, VIN (see Notes 1 a	ind 2)	–0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2,	and 3)	–0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)		
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O} < 0$ )		–50 mA
ON-state switch current, II/O (see Note 4)		±128 mA
Continuous current through V <sub>CC</sub> or GND termin	nals	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 5):	DB package	63°C/W
	DBQ package	61°C/W
	DGV package	
	DW package	46°C/W
	PW package	88°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

- 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. VI and VO are used to denote specific conditions for  $V_{I/O}$ .
- 4. II and IO are used to denote specific conditions for  $I_{I/O}$ .
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
BIASV	Bias supply voltage	0	V <sub>CC</sub>	V
VIH	High-level control input voltage	2	5.5	V
VIL	Low-level control input voltage	0	0.8	V
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V
Т <sub>А</sub>	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. BIASV is a supply voltage, not a control input.



SCDS138 - OCTOBER 2003

5

10

PAR	AMETER		MIN	TYP†	MAX	UNIT		
VIK	Control inputs	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = -18 mA				-1.8	V
VIKU	Data inputs	V <sub>CC</sub> = 5 V,	0 mA > I <sub>I</sub> $\ge$ -50 mA, V <sub>IN</sub> = V <sub>CC</sub> or GND, Switch OFF				-2	V
V <sub>O(USP)</sub> ‡	:	$V_{CC} = BIASV = 5 V,$	$I_I = -10 \text{ mA},$ $V_{IN} = V_{CC} \text{ or GND},$	Switch OFF	3			V
VO	B port	$V_{CC} = 0 V,$	$BIASV = V_X,$	IO = 0	V <sub>X</sub> -0.1		$V_{\mathbf{X}}$	V
IIN	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{IN} = V_{CC} \text{ or } GND$				±1	μΑ
IO	B port	V <sub>CC</sub> = 4.5 V,	BIASV = 2.4 V, V <sub>O</sub> = 0,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND		0.25		mA
I <sub>OZ</sub> §		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$ to 5.5 V, $V_{I} = 0$ ,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±10	μA
loff		$V_{CC} = 0,$	$V_{O} = 0$ to 5.5 V,	$V_{\parallel} = 0$			10	μΑ
ICC		V <sub>CC</sub> = 5.5 V,	$I_{I/O} = 0,$ $V_{IN} = V_{CC} \text{ or GND},$	Switch ON or OFF			3	μΑ
∆ICC <sup>¶</sup>	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
C <sub>in</sub>	Control inputs	$V_{IN} = 3 V \text{ or } 0$				4		pF
Cio(OFF)	A port	$V_{I/O} = 3 V \text{ or } 0,$	Switch OFF,	$V_{IN} = V_{CC}$ or GND		5.5		pF
C <sub>io(ON)</sub>		$V_{I/O} = 3 V \text{ or } 0,$	Switch ON,	$V_{IN} = V_{CC}$ or GND		13.5		pF
		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		8	12	
ron <sup>#</sup>			14 0	IO = 64 mA		3	6	Ω
-011		$V_{CC} = 4.5 V$ $V_{I} = 0$		I <sub>O</sub> = 30 mA		3	6	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_{I},\,V_{O},\,I_{I},\,\text{and}\,I_{O}$  refer to data pins.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .

 $V_{O(USP)} = A$ -port undershoot static protection.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

 $\P$  This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.

V<sub>I</sub> = 2.4 V,

<sup>#</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

 $I_{O} = -15 \text{ mA}$ 

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	TEST CONDITIONS	FROM	TO	V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	CONDITIONS	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>pd</sub>		A or B	B or A		0.24		0.15	ns
<sup>t</sup> PZH	BIASV = GND	OE	A en D		6.2	1.5	5.9	
tPZL	BIASV = 3 V	OE	A or B		6.2	1.5	5.9	ns
<sup>t</sup> PHZ	BIASV = GND	OE	A or B		5.6	1.5	6.2	ns
<sup>t</sup> PLZ	BIASV = 3 V	OE	AUB		5.6	1.5	6.2	115

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




SCDS138 - OCTOBER 2003


### PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	CL	$v_\Delta$
<sup>t</sup> pd(s)	$\begin{array}{c} 5~V\pm0.5~V\\ 4~V \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub> or GND V <sub>CC</sub> or GND	50 pF 50 pF	
<sup>t</sup> PLZ <sup>/t</sup> PZL	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	7 V 7 V	<b>500</b> Ω <b>500</b> Ω	GND GND	50 pF 50 pF	0.3 V 0.3 V
<sup>t</sup> PHZ <sup>/t</sup> PZH	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub> V <sub>CC</sub>	50 pF 50 pF	0.3 V 0.3 V



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PI 7}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
  - H. All parameters and waveforms are not applicable to all devices.







#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Draining		<u>_</u> .,	(2)	(6)	(3)		(4/5)	
SN74CBT6800CDGVR	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CT6800C	Samples
SN74CBT6800CDGVRE4	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CT6800C	Samples
SN74CBT6800CDWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT6800C	Samples
SN74CBT6800CPWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CT6800C	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT6800CDGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBT6800CDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBT6800CPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT6800CDGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
SN74CBT6800CDWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74CBT6800CPWR	TSSOP	PW	24	2000	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



# **PW0024A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0024A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0024A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




# **DGV0024A**



## **PACKAGE OUTLINE**

## **TVSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




# DGV0024A

# **EXAMPLE BOARD LAYOUT**

## TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGV0024A

# **EXAMPLE STENCIL DESIGN**

## TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated