

# SN74LV165A パラレル・ロード (並列読み込み)、8 ビット・シフト・レジスタ

## 1 特長

- 2V~5.5V の  $V_{CC}$  で動作
- 最大  $t_{pd}$  10.5ns (5V 時)
- すべてのポートで混在モード電圧動作をサポート
- $I_{off}$  により部分的パワーダウン・モードでの動作をサポート
- JESD 17 準拠で 250mA 超のラッチアップ性能

## 2 アプリケーション

マイクロコントローラの入力数拡張

## 3 説明

SN74LV165A デバイスは、2V~5.5V の  $V_{CC}$  で動作するように設計された、パラレル・ロード (並列読み込み) 8 ビット・シフト・レジスタです。


デバイスにクロックが供給されると、データはシリアル出力  $Q_H$  にシフトされます。各段のパラレル入力へのアクセスは、8 つの個別の直接データ入力によって提供されます。これらのデータ入力は、シフト / ロード ( $SH/\bar{LD}$ ) 入力が Low レベルのときイネーブルになります。LV165A デバイスは、クロック禁止機能と、反転したシリアル出力  $\bar{Q}_H$  を備えています。

このデバイスは、 $I_{off}$  を使った部分的パワーダウン・アプリケーション用の動作が完全に規定されています。 $I_{off}$  回路が出力をディスエーブルにするので、電源切断時にデバイスに電流が逆流して損傷に至ることを回避できます。

### パッケージ情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
SN74LV165A	D (SOIC, 16)	9.90mm × 3.90mm
	DB (SSOP, 16)	6.20mm × 5.30mm
	NS (SO, 16)	10.20mm × 5.30mm
	PW (TSSOP, 16)	5.00mm × 4.40mm
	DGV (TVSOP, 16)	3.60mm × 4.40mm
	RGY (VQFN, 16)	4.00mm × 3.50mm
	BQB (WQFN, 16)	3.60mm × 2.60mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



論理図 (正論理)



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>7 Parameter Measurement Information</b> .....	<b>10</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>11</b>
<b>3 説明</b> .....	<b>1</b>	8.1 Overview.....	11
<b>4 Revision History</b> .....	<b>2</b>	8.2 Functional Block Diagram.....	11
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.3 Feature Description.....	11
<b>6 Specifications</b> .....	<b>4</b>	8.4 Device Functional Modes.....	13
6.1 Absolute Maximum Ratings.....	4	<b>9 Application and Implementation</b> .....	<b>14</b>
6.2 ESD Ratings.....	4	9.1 Application Information.....	14
6.3 Recommended Operating Conditions.....	5	9.2 Typical Application.....	14
6.4 Thermal Information.....	5	9.3 Power Supply Recommendations.....	16
6.5 Electrical Characteristics.....	6	9.4 Layout.....	16
6.6 Timing Requirements, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....	6	<b>10 Device and Documentation Support</b> .....	<b>17</b>
6.7 Timing Requirements, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....	6	10.1 Documentation Support.....	17
6.8 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....	7	10.2 Receiving Notification of Documentation Updates..	17
6.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....	7	10.3 サポート・リソース.....	17
6.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....	7	10.4 Trademarks.....	17
6.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....	8	10.5 静電気放電に関する注意事項.....	17
6.12 Timing Diagrams.....	8	10.6 用語集.....	17
6.13 Operating Characteristics.....	9	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>17</b>
6.14 Typical Characteristics.....	9		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision Q (December 2022) to Revision R (March 2023)</b>	<b>Page</b>
• ドキュメントの構造レイアウトとフォーマットされた表を現在の標準に更新.....	1
<b>Changes from Revision P (June 2022) to Revision Q (December 2022)</b>	<b>Page</b>
• データシートのステータスを「事前情報」から「量産データ」に変更.....	1
<b>Changes from Revision O (November 2016) to Revision P (June 2022)</b>	<b>Page</b>
• 「製品情報」、「ピン構成」、「熱に関する情報」の表に BQB (WQFN) パッケージの情報を追加.....	1
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Updated specifications table formatting.....	6
<b>Changes from Revision N (July 2013) to Revision O (November 2016)</b>	<b>Page</b>
• 「アプリケーション」セクション、「デバイス情報」表、「目次」、「ピン構成および機能」セクション、「仕様」セクション、「ESD 定格」表、「熱に関する情報」表、「代表的特性」セクション、「詳細説明」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、および「メカニカル、パッケージ、および注文情報」セクションを追加.....	1

## 5 Pin Configuration and Functions




図 5-1. D, DB, DGV, N or PW Package,  
16-Pin SOIC, SSOP, TVSOP, SOP or TSSOP  
(Top View)




図 5-2. RGY or BQB Package,  
16-Pin VQFN or WQFN  
(Top View)

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
A	11	I	Serial input A
B	12	I	Serial input B
C	13	I	Serial input C
CLK	2	I	Storage clock
CLK INH	15	I	Storage clock
D	14	I	Serial input D
E	3	I	Serial input E
F	4	I	Serial input F
G	5	I	Serial input G
GND	8	G	Ground pin
H	6	I	Serial input H
$\overline{Q}_H$	7	O	Output H, inverted
$Q_H$	9	O	Output H
SH/ $\overline{LD}$	1	I	Load Input
SER	10	I	Serial input
$V_{CC}$	16	P	Power pin
PAD		—	Thermal Pad <sup>(2)</sup>

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) RGY and BQB Package Only

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		–0.5	7	V
V <sub>I</sub>	Input voltage <sup>(2)</sup>		–0.5	7	V
V <sub>O</sub>	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		–0.5	7	V
V <sub>O</sub>	Output voltage <sup>(2) (3)</sup>		–0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		–20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		–50	mA
I <sub>O</sub>	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>jmax</sub>	Maximum virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		–65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge		
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Machine Model (MM), per JEDEC specification	±200	
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V		0.5	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	
		V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3	
V <sub>I</sub>	Input voltage		0	5.5	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V		–50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V		–2	
		V <sub>CC</sub> = 3 V to 3.6 V		–6	
		V <sub>CC</sub> = 4.5 V to 5.5 V		–12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V		50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V		2	
		V <sub>CC</sub> = 3 V to 3.6 V		6	
		V <sub>CC</sub> = 4.5 V to 5.5 V		12	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 2.3 V to 2.7 V		200	ns/V
		V <sub>CC</sub> = 3 V to 3.6 V		100	
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature		–40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See [Implications of Slow or Floating CMOS Inputs](#)

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74LV165A							UNIT
		D (SOIC)	DB (SSOP)	NS (SO)	PW (TSSOP)	DGV (TVSOP)	RGY (VQFN)	BQB (WQFN)	
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	86.2	102.8	89.4	113.3	125.9	48.8	85.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	46.1	53.3	47.9	48.3	51	46.7	82.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	43.8	53.5	49.8	58.4	57.7	24.9	55.6	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	13.2	16.6	16.6	6.4	5.7	2	9.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	43.5	52.9	49.5	57.8	57.2	24.9	55.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	11.7	33.3	°C/W

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#)

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	–40°C to 85°C			–40°C to 125°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = –50 mA	2 V to 5.5 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1			V
		I <sub>OH</sub> = –2 mA	2.3 V	2			2			
		I <sub>OH</sub> = –6 mA	3 V	2.48			2.48			
		I <sub>OH</sub> = –12 mA	4.5 V	3.8			3.8			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 50 mA	2 V to 5.5 V	0.1			0.1			V
		I <sub>OL</sub> = 2 mA	2.3 V	0.4			0.4			
		I <sub>OL</sub> = 6 mA	3 V	0.44			0.44			
		I <sub>OL</sub> = 12 mA	4.5 V	0.55			0.55			
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V	±1			±1			μA
I <sub>CC</sub>	Static supply current	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	20			20			μA
I <sub>off</sub>	Partial power down current	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0	5			5			μA
C <sub>i</sub>	Input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	1.7			1.7			pF

## 6.6 Timing Requirements, V<sub>CC</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	TEST CONDITION	25°C		–40°C to 85°C		–40°C to 125°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration	CLK high or low	8.5		9		9		ns
	SH/ $\overline{\text{LD}}$ low	11		13		13		
t <sub>su</sub> Setup time	SH/ $\overline{\text{LD}}$ high before CLK ↑	7		8.5		8.5		ns
	SER before CLK ↑	8.5		9.5		9.5		
	CLK INH before CLK ↑	7		7		7		
	Data before SH/ $\overline{\text{LD}}$ ↑	11.5		12		12		
t <sub>h</sub> Hold time	SER data after CLK ↑	–1		0		0		ns
	Parallel data after SH/ $\overline{\text{LD}}$ ↑	0		0		0		
	SH/ $\overline{\text{LD}}$ high after CLK ↑	0		0		0		

## 6.7 Timing Requirements, V<sub>CC</sub> = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	TEST CONDITION	25°C		–40°C to 85°C		–40°C to 125°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration	CLK high or low	6		7		7		ns
	SH/ $\overline{\text{LD}}$ low	7.5		9		9		
t <sub>su</sub> Setup time	SH/ $\overline{\text{LD}}$ high before CLK ↑	5		6		6		ns
	SER before CLK ↑	5		6		6		
	CLK INH before CLK ↑	5		5		5		
	Data before SH/ $\overline{\text{LD}}$ ↑	7.5		8.5		8.5		
t <sub>h</sub> Hold time	SER data after CLK ↑	0		0		0		ns
	Parallel data after SH/ $\overline{\text{LD}}$ ↑	0.5		0.5		0.5		
	SH/ $\overline{\text{LD}}$ high after CLK ↑	0		0		0		

## 6.8 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see [7-1](#))

PARAMETER	TEST CONDITION	25°C		–40°C to 85°C		–40°C to 125°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$ Pulse duration	CLK high or low	4		4		4		ns
	SH/ $\overline{\text{LD}}$ low	5		6		6		
$t_{su}$ Setup time	SH/ $\overline{\text{LD}}$ high before CLK $\uparrow$	4		4		4		ns
	SER before CLK $\uparrow$	4		4		4		
	CLK INH before CLK $\uparrow$	3.5		3.5		3.5		
	Data before SH/ $\overline{\text{LD}}$ $\uparrow$	5		5		5		
$t_h$ Hold time	SER data after CLK $\uparrow$	0.5		0.5		0.5		ns
	Parallel data after SH/ $\overline{\text{LD}}$ $\uparrow$	1		1		1		
	SH/ $\overline{\text{LD}}$ high after CLK $\uparrow$	0.5		0.5		0.5		

## 6.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$

over operating free-air temperature range (unless otherwise noted), (see [7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAP	25°C			–40°C to 85°C			–40°C to 125°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$f_{max}$			$C_L = 15\text{ pF}$	50	80		45			45			MHz
			$C_L = 50\text{ pF}$	40	65		35			35			
$t_{pd}$	CLK	$Q_H$ or $\overline{Q}$	$C_L = 15\text{ pF}$	12.2	19.8		1		22	1		22	ns
	SH/ $\overline{\text{LD}}$			13.1	21.5		1		23.5	1		23.5	
	H			12.9	21.7		1		24	1		24	
$t_{pd}$	CLK	$Q_H$ or $\overline{Q}$	$C_L = 50\text{ pF}$	15.3	23.3		1		26	1		26	ns
	SH/ $\overline{\text{LD}}$			16.1	25.1		1		28	1		28	
	H			15.9	25.3		1		28	1		28	

## 6.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over operating free-air temperature range (unless otherwise noted), (see [7-1](#))


PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAP	25°C			–40°C to 85°C			–40°C to 125°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$f_{max}$			$C_L = 15\text{ pF}$	65	115		55			55			MHz
			$C_L = 50\text{ pF}$	60	90		50			50			
$t_{pd}$	CLK	$Q_H$ or $\overline{Q}$	$C_L = 15\text{ pF}$	8.6	15.4		1		18	1		18	ns
	SH/ $\overline{\text{LD}}$			9.1	15.8		1		18.5	1		18.5	
	H			8.9	14.1		1		16.5	1		16.5	
$t_{pd}$	CLK	$Q_H$ or $\overline{Q}$	$C_L = 50\text{ pF}$	10.9	14.9		1		16.9	1		16.9	ns
	SH/ $\overline{\text{LD}}$			11.3	19.3		1		22	1		22	
	H			11.1	17.6		1		20	1		20	

## 6.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAP	25°C			–40°C to 85°C			–40°C to 125°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$f_{\max}$			$C_L = 15\text{ pF}$	110	165		90			90			MHz
			$C_L = 50\text{ pF}$	95	125		85			85			
$t_{pd}$	CLK	$Q_H$ or $\bar{Q}$	$C_L = 15\text{ pF}$		6	9.9	1		11.5	1		11.5	ns
	SH/ $\bar{LD}$				6	9.9	1		11.5	1		11.5	
	H				6	9.9	1		10.5	1		10.5	
$t_{pd}$	CLK	$Q_H$ or $\bar{Q}$	$C_L = 50\text{ pF}$		7.7	11.9	1		13.5	1		13.5	ns
	SH/ $\bar{LD}$				7.7	11.9	1		13.5	1		13.5	
	H				7.6	11	1		12.5	1		12.5	

## 6.12 Timing Diagrams



**Figure 6-1. Typical Shift, Load, and Inhibit Sequences**



## 6.13 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC}$	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50\text{ pF}$ $f = 10\text{ MHz}$	3.3 V	36.1	pF
		5 V	37.5	

## 6.14 Typical Characteristics









图 6-2.  $T_{PD}$  Typical ( $25^\circ\text{C}$ ) vs  $V_{CC}$

## 7 Parameter Measurement Information



- A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 3 \text{ ns}$ ,  $t_f \leq 3 \text{ ns}$ .
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

**FIG 7-1. Load Circuit and Voltage Waveforms**

## 8 Detailed Description

### 8.1 Overview


The SN74LV165A device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V  $V_{CC}$  operation.

When the device is clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load ( $SH/\overline{LD}$ ) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output,  $\overline{Q}_H$ .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while  $SH/\overline{LD}$  is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when  $SH/\overline{LD}$  is held high. The parallel inputs to the register are enabled while  $SH/\overline{LD}$  is held low, independently of the levels of CLK, CLK INH, or SER.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

### 8.3.3 Partial Power Down ( $I_{off}$ )


This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the  $I_{off}$  specification in the *Electrical Characteristics* table.

### 8.3.4 Clamp Diode Structure

✎ 8-1 shows the inputs and outputs to this device have negative clamping diodes only.

注意

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



✎ 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

## 8.4 Device Functional Modes

The [Operating Mode Table](#) and the [Output Function Table](#) list the functional modes of the SN74LV165A.

**表 8-1. Operating Mode Table**

INPUTS <sup>(1)</sup>			FUNCTION
SH/LD	CLK	CLK INH	
L	X	X	Parallel load
H	H	X	No change
H	X	H	No change
H	L	↑	Shift <sup>(2)</sup>
H	↑	L	Shift <sup>(2)</sup>

(1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition

(2) Shift : Content of each internal register shifts towards serial output Q<sub>H</sub>. Data at SER is shifted into the first register.

**表 8-2. Output Function Table**

INTERNAL REGISTERS <sup>(1) (2)</sup>		OUTPUTS <sup>(2)</sup>	
A — G	H	Q	Q̄
X	L	L	H
X	H	H	L

(1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.

(2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care

## 9 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The SN74LV165A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates minimize overshoot and undershoot on the outputs.

### 9.2 Typical Application




図 9-1. Input Expansion with Shift Registers

#### 9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV165A plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV165A plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV165A can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV165A can drive a load with total resistance described by  $R_L \geq V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in [CMOS Power Consumption and Cpd Calculation](#).

Thermal increase can be calculated using the information provided in [Thermal Characteristics of Standard Linear and Logic \(SLL\) Packages and Devices](#).

**注意**

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

## 9.2.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV165A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74LV165A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

## 9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.


Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

## 9.2.4 Detailed Design Procedure

1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in the *Layout* section.
2. Ensure the capacitive load at the output is  $\leq 50$  pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV165A to one or more of the receiving devices.
3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, [CMOS Power Consumption and Cpd Calculation](#).

## 9.2.5 Application Curve



9-2. Application Timing Diagram

## 9.3 Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [セクション 6.1](#) section. Each  $V_{CC}$  terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor and if there are multiple  $V_{CC}$  terminals then TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

## 9.4 Layout

### 9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

### 9.4.2 Layout Example



9-3. Example Layout for the SN74LV165A in the PW Package



## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**表 10-1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV165A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on [ti.com](#). In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

### 10.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LV165ABQBR</a>	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ABQBR.A	Active	Production	WQFN (BQB)   16	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165AD</a>	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 125	LV165A
<a href="#">SN74LV165ADBR</a>	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ADBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165ADGVR</a>	Active	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ADGVR.A	Active	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165ADR</a>	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ADR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165ADRG3</a>	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ADRG3.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165ADRG4</a>	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ADRG4.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165ANSR</a>	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV165A
SN74LV165ANSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV165A
<a href="#">SN74LV165APW</a>	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 125	LV165A
<a href="#">SN74LV165APWR</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165APWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165APWRG3</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165APWRG3.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165APWRG4</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165APWRG4.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
<a href="#">SN74LV165ARGYR</a>	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ARGYR.A	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A
SN74LV165ARGYRG4	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LV165A :**

- Automotive : [SN74LV165A-Q1](#)
- Enhanced Product : [SN74LV165A-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV165ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV165ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV165ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV165ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ANSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV165APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.3	1.6	8.0	12.0	Q1
SN74LV165APWRG3	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74LV165APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV165ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV165ADBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74LV165ADGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
SN74LV165ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV165ADRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV165ADRG4	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV165ANSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74LV165APWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV165APWRG3	TSSOP	PW	16	2000	366.0	364.0	50.0
SN74LV165APWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LV165APWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LV165ARGYR	VQFN	RGY	16	3000	360.0	360.0	36.0



NS0016A

# PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

## NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.




D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4220763/A 05/2022

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.



# EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

**BQB 16**

**WQFN - 0.8 mm max height**

2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4226161/A






LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4224640/A 11/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sl原因271](http://www.ti.com/lit/sl原因271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD  
 85% PRINTED COVERAGE BY AREA  
 SCALE: 20X

4224640/A 11/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





4220204/B 12/2023

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-3/I 06/2011

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F** Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- Package complies to JEDEC MO-241 variation BA.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月