

SN74LVC11A-Q1 車載用トリプル3ANDゲート

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - デバイス温度グレード 1: -40°C ~ +125°C
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C4B
- ウェッタブル フランク QFN (WBQA) パッケージで供給
- 1.1V ~ 3.6V の動作範囲
- 5.5V 耐圧入力ピン
- 標準ピン配置をサポート
- JESD 17 準拠で 250mA 超のラッチアップ性能
- JESD 22 を上回る ESD 保護
 - 2000V、人体モデル (A114-A)
 - 1000V、デバイス帶電モデル (C101)

2 アプリケーション

- パワー・グッド信号の結合
- デジタル信号のイネーブル

3 概要

このデバイスには、3 つの独立した 3 入力 AND ゲートが内蔵されています。各ゲートはブール関数 $Y = A \times B \times C$ を正論理で実行します。


パッケージ情報

| 部品番号 | パッケージ ⁽¹⁾ | パッケージ サイズ ⁽²⁾ | 本体サイズ ⁽³⁾ |
|---------------|----------------------|--------------------------|----------------------|
| SN74LVC11A-Q1 | D (SOIC, 14) | 8.65mm × 6mm | 8.65mm × 3.9mm |
| | BQA (WQFN, 14) | 3mm × 2.5mm | 3mm × 2.5mm |
| | PW (TSSOP, 14) | 5mm × 6.4mm | 5mm × 4.4mm |

(1) 詳細については、[セクション 11](#) を参照してください。

(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

(3) 本体サイズ (長さ × 幅) は公称値であり、ピンは含まれません。



機能的なピン配置



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール（機械翻訳）を使用していることがあります。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。

English Data Sheet: [SCLS952](#)

Table of Contents

| | | | |
|--|----|--|----|
| 1 特長 | 1 | 7.3 Feature Description | 10 |
| 2 アプリケーション | 1 | 7.4 Device Functional Modes | 11 |
| 3 概要 | 1 | 8 Application and Implementation | 12 |
| 4 Pin Configuration and Functions | 3 | 8.1 Application Information | 12 |
| 5 Specifications | 4 | 8.2 Typical Application | 12 |
| 5.1 Absolute Maximum Ratings | 4 | 8.3 Power Supply Recommendations | 14 |
| 5.2 ESD Ratings | 4 | 8.4 Layout | 14 |
| 5.3 Recommended Operating Conditions | 4 | 9 Device and Documentation Support | 15 |
| 5.4 Thermal Information | 5 | 9.1 Documentation Support | 15 |
| 5.5 Electrical Characteristics | 5 | 9.2 ドキュメントの更新通知を受け取る方法 | 15 |
| 5.6 Switching Characteristics | 6 | 9.3 サポート・リソース | 15 |
| 5.7 Noise Characteristics | 6 | 9.4 Trademarks | 15 |
| 5.8 Typical Characteristics | 6 | 9.5 静電気放電に関する注意事項 | 15 |
| 6 Parameter Measurement Information | 9 | 9.6 用語集 | 15 |
| 7 Detailed Description | 10 | 10 Revision History | 15 |
| 7.1 Overview | 10 | 11 Mechanical, Packaging, and Orderable | |
| 7.2 Functional Block Diagram | 10 | Information | 16 |

4 Pin Configuration and Functions




図 4-1. SN74LVC11A-Q1 BQA Package, 14-Pin WQFN (Top View)




図 4-2. SN74LVC11A-Q1 D or PW Packages, 14-Pin SOIC or TSSOP (Top View)

表 4-1. Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|----------------------------|-----|---------------------|---|
| NAME | NO. | | |
| 1A | 1 | I | チャネル 1、入力 A |
| 1B | 2 | I | チャネル 1、入力 B |
| 2A | 3 | I | チャネル 2、入力 A |
| 2B | 4 | I | チャネル 2、入力 B |
| 2C | 5 | I | チャネル 2、入力 C |
| 2Y | 6 | O | チャネル 2、出力 Y |
| GND | 7 | — | グランド |
| 3Y | 8 | O | チャネル 3、出力 Y |
| 3A | 9 | I | チャネル 3、入力 A |
| 3B | 10 | I | チャネル 3、入力 B |
| 3C | 11 | I | チャネル 3、入力 C |
| 1Y | 12 | O | チャネル 1、出力 Y |
| 1C | 13 | I | チャネル 1、入力 C |
| VCC | 14 | — | 正の電源 |
| Thermal Pad ⁽²⁾ | | — | The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply. |

(1) I = input, O = output, I/O = input or output, G = ground, P = power.

(2) BQA パッケージのみ。

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|--|----------------------|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| V _I | Input voltage range ⁽²⁾ | | -0.5 | 6.5 | V |
| V _O | Output voltage range ⁽²⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 V | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 V | | -50 | mA |
| I _O | Continuous output current | | | ±50 | mA |
| I _O | Continuous output current through V _{CC} or GND | | | ±100 | mA |
| T _J | Junction temperature | | -65 | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾ | ±2000 | V |
| | | Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B | ±1000 | |

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| Specifications | Description | Condition | MIN | MAX | UNIT |
|-----------------|------------------------------------|--------------------------|--------|-----------------|------|
| V _{CC} | Supply voltage | | 1.1 | 3.6 | V |
| V _I | Input voltage | | | 5.5 | V |
| V _O | Output voltage | (High or low state) | | V _{CC} | V |
| I _{OH} | High-level output current | V _{CC} = 1.8 V | | -4 | mA |
| | | V _{CC} = 2.3 V | | -8 | |
| | | V _{CC} = 2.7 V | | -12 | |
| | | V _{CC} = 3 V | | -24 | |
| I _{OL} | Low-level output current | V _{CC} = 1.8 V | | 4 | mA |
| | | V _{CC} = 2.3 V | | 8 | |
| | | V _{CC} = 2.7 V | | 12 | |
| | | V _{CC} = 3 V | | 24 | |
| Δt/Δv | Input transition rise or fall rate | | | 10 | ns/V |
| T _A | Operating free-air temperature | | -40 | 125 | °C |
| V _{IH} | High-level input voltage | V _{CC} = 1.1 V | 0.75 | | V |
| V _{IH} | High-level input voltage | V _{CC} = 1.2 V | 0.78 | | V |
| V _{IH} | High-level input voltage | V _{CC} = 1.5 V | 0.975 | | V |
| V _{IH} | High-level input voltage | V _{CC} = 1.65 V | 1.075 | | V |
| V _{IH} | High-level input voltage | V _{CC} = 1.95 V | 1.2675 | | V |

over operating free-air temperature range (unless otherwise noted)

| Specifications | Description | Condition | MIN | MAX | UNIT |
|----------------|--------------------------|--------------------------|-----|--------|------|
| V_{IH} | High-level input voltage | $V_{CC} = 2.3\text{ V}$ | 1.7 | | V |
| V_{IH} | High-level input voltage | $V_{CC} = 2.7\text{ V}$ | 1.7 | | V |
| V_{IH} | High-level input voltage | $V_{CC} = 3.6\text{ V}$ | 2 | | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 1.1\text{ V}$ | | 0.40 | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 1.2\text{ V}$ | | 0.42 | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 1.5\text{ V}$ | | 0.525 | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 1.65\text{ V}$ | | 0.5775 | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 1.95\text{ V}$ | | 0.6825 | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 2.3\text{ V}$ | | 0.7 | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 2.7\text{ V}$ | | 0.7 | V |
| V_{IL} | Low-Level input voltage | $V_{CC} = 3.6\text{ V}$ | | 0.8 | V |

5.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | Package Options | | | UNIT |
|-------------------------------|--|-----------------|------------|----------|------|
| | | BQA (WQFN) | PW (TSSOP) | D (SOIC) | |
| | | 14 PINS | 14 PINS | 14 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 102.3 | 150.8 | 127.8 | °C/W |
| $R_{\theta JC(\text{top})}$ | Junction-to-case (top) thermal resistance | 96.8 | 78.3 | 81.9 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 70.9 | 93.8 | 84.4 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 16.6 | 24.7 | 39.6 | °C/W |
| Y_{JB} | Junction-to-board characterization parameter | 70.9 | 93.2 | 83.9 | °C/W |
| $R_{\theta JC(\text{bot})}$ | Junction-to-case (bottom) thermal resistance | 50.1 | - | - | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V_{CC} | -40°C to 125°C | | | UNIT |
|-----------------|--|----------------|----------------|-----|-----|---------------|
| | | | MIN | TYP | MAX | |
| V_{OH} | $I_{OH} = -100\text{ }\mu\text{A}$ | 1.1 V to 3.6 V | $V_{CC} - 0.2$ | | | V |
| V_{OH} | $I_{OH} = -4\text{ mA}$ | 1.65 V | 1.2 | | | V |
| V_{OH} | $I_{OH} = -8\text{ mA}$ | 2.3 V | 1.75 | | | V |
| V_{OH} | $I_{OH} = -12\text{ mA}$ | 2.7 V | 2.2 | | | V |
| V_{OH} | | 3 V | 2.4 | | | V |
| V_{OH} | $I_{OH} = -24\text{ mA}$ | 3 V | 2.2 | | | V |
| V_{OL} | $I_{OH} = 100\text{ }\mu\text{A}$ | 1.1 V to 3.6 V | 0.15 | | | V |
| V_{OL} | $I_{OH} = 4\text{ mA}$ | 1.65 V | 0.45 | | | V |
| V_{OL} | $I_{OH} = 8\text{ mA}$ | 2.3 V | 0.7 | | | V |
| V_{OL} | $I_{OH} = 12\text{ mA}$ | 2.7 V | 0.4 | | | V |
| V_{OL} | $I_{OH} = 24\text{ mA}$ | 3 V | 0.55 | | | V |
| I_I | $V_I = V_{CC}$ or GND | 3.6 V | ± 5 | | | μA |
| I_{off} | V_I or $V_O = V_{CC}$ | 0 V | ± 10 | | | μA |
| I_{CC} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6 V | 40 | | | μA |
| ΔI_{CC} | One input at $V_{CC} - 0.6\text{ V}$, other inputs at V_{CC} or GND | 2.7 V to 3.6 V | 500 | | | μA |

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | -40°C to 125°C | | | UNIT |
|-----------------|---|-----------------|----------------|-----|-----|------|
| | | | MIN | TYP | MAX | |
| C _I | V _I = V _{CC} or GND | 3.3 V | | 4.9 | | pF |
| C _O | V _O = V _{CC} or GND | 3.3 V | | 6.3 | | pF |
| C _{PD} | f = 10 MHz | 1.8 V | | 31 | | pF |
| C _{PD} | f = 10 MHz | 2.5 V | | 31 | | pF |
| C _{PD} | f = 10 MHz | 3.3 V | | 32 | | pF |

5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See *Parameter Measurement Information*

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | V _{CC} | -40°C to 125°C | | | UNIT |
|--------------------|--------------|-------------|------------------------|-----------------|----------------|------|-----|------|
| | | | | | MIN | TYP | MAX | |
| t _{pd} | A, B or C | Y | C _L = 15 pF | 1.2 V ± 0.1 V | | 12 | 23 | ns |
| | | | C _L = 15 pF | 1.5 V ± 0.12 V | | 9 | 12 | |
| t _{pd} | A, B or C | Y | C _L = 30 pF | 1.8 V ± 0.15 V | | 10.2 | | ns |
| | | | C _L = 30 pF | 2.5 V ± 0.2 V | | 6.9 | | |
| | | | C _L = 50 pF | 2.7 V | | 4.8 | | |
| | | | C _L = 50 pF | 3.3 V ± 0.3 V | | 4.1 | | |
| | | | | 3.3 V ± 0.3 V | | 1.5 | | ns |
| t _{sk(o)} | | | | | | | | |

5.7 Noise Characteristics

V_{CC} = 3.3 V, CL = 50 pF, TA = 25°C

| PARAMETER | DESCRIPTION | MIN | TYP | MAX | UNIT |
|--------------------|---|------|------|-----|------|
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | | 0.8 | V |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | -0.8 | -0.3 | | V |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | 2.2 | 3.3 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2.0 | | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.8 | V |

5.8 Typical Characteristics

T_A = 25°C (unless otherwise noted)




图 5-1. Supply Current Across Input Voltage 1.8V and 2.5V Supply




图 5-2. Supply Current Across Input Voltage 3.3V and 5.0V Supply

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




図 5-3. Supply Current Across Supply Voltage




図 5-4. Output Voltage vs Current in HIGH State




図 5-5. Output Voltage vs Current in LOW State




図 5-6. Output Voltage vs Current in HIGH State; 5V Supply




図 5-7. Output Voltage vs Current in LOW State; 5V Supply




図 5-8. Output Voltage vs Current in HIGH State; 3.3V Supply

5.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-9. Output Voltage vs Current in LOW State; 3.3V Supply




图 5-10. Output Voltage vs Current in HIGH State; 2.5V Supply




图 5-11. Output Voltage vs Current in LOW State; 2.5V Supply




图 5-12. Output Voltage vs Current in HIGH State; 1.8V Supply





图 5-13. Output Voltage vs Current in LOW State; 1.8V Supply

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{MHz}$, $Z_O = 50\Omega$, $t_t \leq 2.5\text{ns}$.

The outputs are measured individually with one input transition per measurement.

| V_{CC} | V_t | R_L | C_L | ΔV |
|------------------|------------|-------------|---------------|------------|
| $1.2V \pm 0.1V$ | $V_{CC}/2$ | $2k\Omega$ | 15pF | $0.1V$ |
| $1.5V \pm 0.12V$ | $V_{CC}/2$ | $2k\Omega$ | 15pF | $0.1V$ |
| $1.8V \pm 0.15V$ | $V_{CC}/2$ | $1k\Omega$ | 30pF | $0.15V$ |
| $2.5V \pm 0.2V$ | $V_{CC}/2$ | 500Ω | 30pF | $0.15V$ |
| $2.7V$ | $1.5V$ | 500Ω | 50pF | $0.3V$ |
| $3.3V \pm 0.3V$ | $1.5V$ | 500Ω | 50pF | $0.3V$ |



(1) C_L includes probe and test-fixture capacitance.

图 6-1. Load Circuit for Push-Pull Outputs





图 6-2. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .


图 6-3. Voltage Waveforms, Input and Output Transition Times

7 Detailed Description

7.1 Overview

This device contains three independent 3-input AND gates. Each gate performs the Boolean function $Y = A \times B \times C$ in positive logic.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Electrical Characteristics - 74*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics - 74*, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

7.3.2 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

The SN74LVC11A-Q1 can drive a load with a total capacitance less than or equal to the maximum load listed in the *Switching Characteristics -74* connected to a high-impedance CMOS input while still meeting all of the data sheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.

7.3.3 Clamp Diode Structure

図 7-1 shows the inputs and outputs to this device have negative clamping diodes only.

注意

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




図 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




図 7-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in [図 7-2](#), a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

7.4 Device Functional Modes

表 7-1. Function Table⁽¹⁾

| INPUTS | | | OUTPUT |
|--------|---|---|--------|
| A | B | C | Y |
| H | H | H | H |
| L | X | X | L |
| X | L | X | L |
| X | X | L | L |

(1) H = high voltage level, L = low voltage level, X = do not care

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, this device is used to directly control the RESET pin of a motor controller. The controller requires three input signals to all be HIGH before being enabled, and should be disabled in the event that any one signal goes LOW. The 3-input AND gate function combines the three individual reset signals into a single active-low reset signal.

8.2 Typical Application




図 8-1. Typical Application Schematic

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC11A-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC11A-Q1 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LVC11A-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LVC11A-Q1 can drive a load with total resistance described by $R_L \geq V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state,

the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in the [CMOS Power Consumption and Cpd Calculation](#) application note.

Thermal increase can be calculated using the information provided in the [Thermal Characteristics of Standard Linear and Logic \(SLL\) Packages and Devices](#) application note.

注意

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC11A-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10k Ω resistor value is often used due to these factors.

The SN74LVC11A-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in *Layout Examples*.
2. Ensure the capacitive load at the output is $\leq 70\text{pF}$. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC11A-Q1 to the receiving device.
3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$, so that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in mega ohms; much larger than the minimum calculated previously.

4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, [CMOS Power Consumption and Cpd Calculation](#)

8.2.3 Application Curves




图 8-2. Typical Application Timing Diagram

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in [Layout Example](#).

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




图 8-3. Example Layout for the SN74LVC11A-Q1

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [CMOS Power Consumption and Cpd Calculation application note](#)
- Texas Instruments, [Designing With Logic application note](#)
- Texas Instruments, [Thermal Characteristics of Standard Linear and Logic \(SLL\) Packages and Devices application note](#)
- Texas Instruments, [Implications of Slow or Floating CMOS Inputs application note](#)

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことをお勧めします。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision A (February 2024) to Revision B (May 2024) | Page |
|--|------|
| • 「パッケージ情報」表、「ピン構成および機能」セクション、「熱に関する情報」表に D パッケージを追加..... | 1 |
| • 「特長」セクションの動作範囲を 1.2V から 1.1V に更新し、「概要」セクションから注を削除..... | 1 |

| Changes from Revision * (August 2023) to Revision A (February 2024) | Page |
|---|------|
| • ドキュメントのステータスを「事前情報」から「量産データ」へ変更 | 1 |

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](#) やかかる テキサス・インスツルメンツ製品の関連資料などのいづれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| SN74LVC11ADRQ1 | Active | Production | SOIC (D) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC11AQ |
| SN74LVC11ADRQ1.A | Active | Production | SOIC (D) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC11AQ |
| SN74LVC11APWRQ1 | Active | Production | TSSOP (PW) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC11AQ |
| SN74LVC11APWRQ1.A | Active | Production | TSSOP (PW) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC11AQ |
| SN74LVC11AWBQARQ1 | Active | Production | WQFN (BQA) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC11Q |
| SN74LVC11AWBQARQ1.A | Active | Production | WQFN (BQA) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC11Q |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC11A-Q1 :


- Catalog : [SN74LVC11A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LVC11ADRQ1 | SOIC | D | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |
| SN74LVC11APWRQ1 | TSSOP | PW | 14 | 3000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC11AWBQARQ1 | WQFN | BQA | 14 | 3000 | 180.0 | 12.4 | 2.8 | 3.3 | 1.1 | 4.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC11ADRQ1 | SOIC | D | 14 | 3000 | 340.5 | 336.1 | 32.0 |
| SN74LVC11APWRQ1 | TSSOP | PW | 14 | 3000 | 353.0 | 353.0 | 32.0 |
| SN74LVC11AWBQARQ1 | WQFN | BQA | 14 | 3000 | 210.0 | 185.0 | 35.0 |

PACKAGE OUTLINE

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height


SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


BQA 14

WQFN - 0.8 mm max height

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4227145/A


PACKAGE OUTLINE

BQA0014B



WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4227062/B 09/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


BQA0014B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4227062/B 09/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

BQA0014B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 15
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE


4227062/B 09/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


PACKAGE OUTLINE

PW0014A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月