

# SN74LVC1G07-Q1 シングル・バッファ/ドライバ、オープンドレイン出力付き

## 1 特長

- 車載アプリケーションに対応
- 下記内容で AEC-Q100 認定済み
  - デバイス温度グレード 1:動作時周囲温度 -40°C~+125°C
  - 人体モデル (HBM) ESD 分類レベル 2 (2000V デバイス)
  - デバイス帯電モデル (CDM) ESD 分類レベル C5 (1000V デバイス)
- 5V  $V_{CC}$  動作をサポート
- 最大 5.5V の電圧を許容する入力とオープンドレイン出力
- 最大  $t_{pd}$ : 5.7ns (3.3V 時)
- 低消費電力、 $I_{CC}$ : 10 $\mu$ A 以下
- 3.3V において  $\pm 24$ mA の出力駆動能力
- $I_{off}$  により部分的パワーダウン・モード動作をサポート

## 2 アプリケーション

- 車載インフォテインメント
- 車載 ADAS カメラ/フュージョン
- 車載ボディ・コントロール・モジュール AV レシーバ
- 車載 HEV/パワートレイン
- ブルーレイ・プレーヤおよびホーム・シアター
- DVD レコーダと DVD プレーヤ
- デスクトップ/ノートブック PC
- デジタル・ラジオまたはインターネット・ラジオ・プレーヤ
- デジタル・ビデオ・カメラ (DVC)
- 組み込み PC
- GPS: パーソナル・ナビゲーション・デバイス
- モバイル・インターネット・デバイス
- ネットワーク・プロジェクタ・フロント・エンド
- ポータブル・メディア・プレーヤ
- プロ・オーディオ・ミキサ
- 煙感知器
- ソリッド・ステート・ドライブ (SSD): エンタープライズ
- 高精細度テレビ (HDTV)
- タブレット: エンタープライズ
- オーディオ・ドック: ポータブル
- DLP フロント・プロジェクション・システム
- DVR/DVS
- デジタル・ピクチャ・フレーム (DPF)
- デジタル・スチル・カメラ

## 3 概要

SN74LVC1G07-Q1 は、車載アプリケーション用に認定済みのシングル・チャンネル・オープンドレイン・バッファ/ドライバです。1.65V~5.5V の  $V_{CC}$  で動作するように設計されています。

### 製品情報<sup>(1)</sup>

| 型番             | パッケージ (ピン数) | 本体サイズ(公称)     |
|----------------|-------------|---------------|
| SN74LVC1G07-Q1 | SOT-23 (5)  | 2.90mm×1.60mm |
|                | SC70 (5)    | 2.00mm×1.25mm |
|                | SON (6)     | 1.45mm×1.00mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



## 目次

|          |   |          |           |                                       |           |
|----------|---|----------|-----------|---------------------------------------|-----------|
| 1        | 特長  | 1        | 9.1       | Overview                              | 8         |
| 2        | アプリケーション  | 1        | 9.2       | Functional Block Diagram              | 8         |
| 3        | 概要  | 1        | 9.3       | Feature Description                   | 8         |
| 4        | 改訂履歴  | 2        | 9.4       | Device Functional Modes               | 8         |
| 5        | 概要 (続き)   | 3        | <b>10</b> | <b>Application and Implementation</b> | <b>9</b>  |
| <b>6</b> | <b>Pin Configuration and Functions</b>                | <b>4</b> | 10.1      | Application Information               | 9         |
| <b>7</b> | <b>Specifications</b>                                 | <b>4</b> | 10.2      | Typical Application                   | 9         |
| 7.1      | Absolute Maximum Ratings                              | 4        | <b>11</b> | <b>Power Supply Recommendations</b>   | <b>10</b> |
| 7.2      | ESD Ratings   | 4        | <b>12</b> | <b>Layout</b>                         | <b>10</b> |
| 7.3      | Recommended Operating Conditions                      | 5        | 12.1      | Layout Guidelines                     | 10        |
| 7.4      | Thermal Information                                   | 5        | 12.2      | Layout Example                        | 10        |
| 7.5      | Electrical Characteristics                            | 6        | <b>13</b> | <b>デバイスおよびドキュメントのサポート</b>             | <b>11</b> |
| 7.6      | Switching Characteristics                             | 6        | 13.1      | ドキュメントの更新通知を受け取る方法                    | 11        |
| 7.7      | Operating Characteristics                             | 6        | 13.2      | コミュニティ・リソース                           | 11        |
| 7.8      | Typical Characteristics                               | 6        | 13.3      | 商標                                    | 11        |
| <b>8</b> | <b>Parameter Measurement Information (Open Drain)</b> | <b>7</b> | 13.4      | 静電気放電に関する注意事項                         | 11        |
| 8.1      | PMI   | 7        | 13.5      | Glossary                              | 11        |
| <b>9</b> | <b>Detailed Description</b>                           | <b>8</b> | <b>14</b> | <b>メカニカル、パッケージ、および注文情報</b>            | <b>11</b> |

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Revision A (February 2017) から Revision B に変更  | Page |
|---|------|
| • 「製品情報」表に DRY パッケージ・オプションを追加   | 1    |
| • Added DRY package as Product Preview device option to <a href="#">Pin Configuration and Functions</a> | 4    |
| • Added DRY package to <a href="#">Thermal Information</a> table  | 5    |


| 2011年3月発行のものから更新   | Page |
|--|------|
| • 「アプリケーション」セクション、「製品情報」表、「ESD 定格」表、「代表的特性」セクション、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 | 3    |
| • Changed R <sub>θJA</sub> value for DBV (SOT-23) package from: 206 to: 269.3  | 5    |

## 5 概要 (続き)


SN74LVC1G07-Q1 の出力はオープンドレインであり、他のオープンドレイン出力に接続してアクティブ LOW のワイヤード OR またはアクティブ HIGH のワイヤード AND 機能を実装できます。最大シンク電流は 32mA です。

このデバイスは、 $I_{off}$  を使用する部分的パワーダウン・アプリケーション用に完全に動作が規定されています。 $I_{off}$  回路が出力をディセーブルするため、電源オフ時にデバイスに電流が逆流して損傷を引き起こすのを防止できます。


### ロジック図 (正論理)



## 6 Pin Configuration and Functions



**DRY Package  
6-Pin SON  
Transparent Top View**



N.C. – No internal connection

See mechanical drawings for dimensions.

### Pin Functions

| NAME            | PIN      |      | DESCRIPTION   |
|-----------------|----------|------|---------------|
|                 | DBV, DCK | DRY  |               |
| N.C.            | 1        | 1, 5 | Not connected |
| A               | 2        | 2    | Input         |
| GND             | 3        | 3    | Ground        |
| Y               | 4        | 4    | Output        |
| V <sub>CC</sub> | 5        | 6    | Power Pin     |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|  | MIN                | MAX  | UNIT |
|--|--------------------|------|------|
| V <sub>CC</sub> Supply voltage   | -0.5               | 6.5  | V    |
| V <sub>I</sub> Input voltage <sup>(2)</sup>  | -0.5               | 6.5  | V    |
| V <sub>O</sub> Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> | -0.5               | 6.5  | V    |
| V <sub>O</sub> Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>              | -0.5               | 6.5  | V    |
| I <sub>IK</sub> Input clamp current  | V <sub>I</sub> < 0 | -50  | mA   |
| I <sub>OK</sub> Output clamp current   | V <sub>O</sub> < 0 | -50  | mA   |
| I <sub>O</sub> Continuous output current   |                    | ±50  | mA   |
| Continuous current through V <sub>CC</sub> or GND  |                    | ±100 | mA   |
| T <sub>J</sub> Operating junction temperature  |                    | 150  | °C   |
| T <sub>stg</sub> Storage temperature   | -65                | 150  | °C   |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

### 7.2 ESD Ratings

|  | VALUE   | UNIT  |
|--|---|-------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±2000 |
|  | Charged-device model (CDM), per AEC Q100-011            | ±1000 |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                 |                                    | MIN   | MAX                    | UNIT                   |      |
|-----------------|------------------------------------|---|------------------------|------------------------|------|
| V <sub>CC</sub> | Supply voltage                     | Operating                                       | 1.65                   | 5.5                    | V    |
|                 |                                    | Data retention only                             | 1.5                    |                        |      |
| V <sub>IH</sub> | High-level input voltage           | V <sub>CC</sub> = 1.65 V to 1.95 V              | 0.65 × V <sub>CC</sub> |                        | V    |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V                | 1.7                    |                        |      |
|                 |                                    | V <sub>CC</sub> = 3 V to 3.6 V                  | 2                      |                        |      |
|                 |                                    | V <sub>CC</sub> = 4.5 V to 5.5 V                | 0.7 × V <sub>CC</sub>  |                        |      |
| V <sub>IL</sub> | Low-level input voltage            | V <sub>CC</sub> = 1.65 V to 1.95 V              |                        | 0.35 × V <sub>CC</sub> | V    |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V                |                        | 0.7                    |      |
|                 |                                    | V <sub>CC</sub> = 3 V to 3.6 V                  |                        | 0.8                    |      |
|                 |                                    | V <sub>CC</sub> = 4.5 V to 5.5 V                |                        | 0.3 × V <sub>CC</sub>  |      |
| V <sub>I</sub>  | Input voltage                      | 0   | 5.5                    | V                      |      |
| V <sub>O</sub>  | Output voltage                     | 0   | 5.5                    | V                      |      |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 1.65 V                        |                        | 4                      | mA   |
|                 |                                    | V <sub>CC</sub> = 2.3 V                         |                        | 8                      |      |
|                 |                                    | V <sub>CC</sub> = 3 V                           |                        | 16                     |      |
|                 |                                    |   |                        | 24                     |      |
|                 |                                    | V <sub>CC</sub> = 4.5 V                         |                        | 32                     |      |
| Δt/Δv           | Input transition rise or fall rate | V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V |                        | 20                     | ns/V |
|                 |                                    | V <sub>CC</sub> = 3.3 V ± 0.3 V                 |                        | 10                     |      |
|                 |                                    | V <sub>CC</sub> = 5 V ± 0.5 V                   |                        | 5                      |      |
| T <sub>A</sub>  | Operating free-air temperature     | -40   | 125                    | °C                     |      |

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, [Implications of Slow or Floating CMOS Inputs](#), SCBA004.

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | SN74LVC1G07-Q1 |            |           | UNIT |
|-------------------------------|--|----------------|------------|-----------|------|
|                               |  | DBV (SOT-23)   | DCK (SC70) | DRY (SON) |      |
|                               |  | 5 PINS         | 5 PINS     | 6 PINS    |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 269.3          | 301.2      | 439       | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 175.2          | 186.5      | 277       | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 104.9          | 111.8      | 271       | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 73.4           | 78.3       | 84        | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 104.5          | 110.6      | 271       | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | –              | –          | –         | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER        |         | TEST CONDITIONS  | V <sub>CC</sub> | MIN | TYP <sup>(1)</sup> | MAX  | UNIT |
|------------------|---------|--|-----------------|-----|--------------------|------|------|
| V <sub>OL</sub>  |         | I <sub>OL</sub> = 100 μA   | 1.65 V to 5.5 V |     |                    | 0.1  | V    |
|                  |         | I <sub>OL</sub> = 4 mA   | 1.65 V          |     |                    | 0.45 |      |
|                  |         | I <sub>OL</sub> = 8 mA   | 2.3 V           |     |                    | 0.3  |      |
|                  |         | I <sub>OL</sub> = 16 mA  | 3 V             |     |                    | 0.4  |      |
|                  |         | I <sub>OL</sub> = 24 mA  |                 |     |                    | 0.55 |      |
|                  |         | I <sub>OL</sub> = 32 mA  | 4.5 V           |     |                    | 0.55 |      |
| I <sub>I</sub>   | A input | V <sub>I</sub> = 5.5 V or GND  | 0 to 5.5 V      |     |                    | ±5   | μA   |
| I <sub>off</sub> |         | V <sub>I</sub> or V <sub>O</sub> = 5.5 V                                     | 0               |     |                    | ±10  | μA   |
| I <sub>CC</sub>  |         | V <sub>I</sub> = 5.5 V or GND, I <sub>O</sub> = 0                            | 1.65 V to 5.5 V |     |                    | 10   | μA   |
| ΔI <sub>CC</sub> |         | One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND | 3 V to 5.5 V    |     |                    | 500  | μA   |
| C <sub>i</sub>   |         | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | 3.3 V           |     |                    | 4    | pF   |
| C <sub>o</sub>   |         | V <sub>O</sub> = V <sub>CC</sub> or GND                                      | 3.3 V           |     |                    | 5    | pF   |

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

### 7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)



| PARAMETER       | FROM (INPUT) | TO (OUTPUT) | V <sub>CC</sub> = 1.8 V ± 0.15 V |     | V <sub>CC</sub> = 2.5 V ± 0.2 V |     | V <sub>CC</sub> = 3.3 V ± 0.3 V |     | V <sub>CC</sub> = 5 V ± 0.5 V |     | UNIT |
|-----------------|--------------|-------------|----------------------------------|-----|---------------------------------|-----|---------------------------------|-----|-------------------------------|-----|------|
|                 |              |             | MIN                              | MAX | MIN                             | MAX | MIN                             | MAX | MIN                           | MAX |      |
| t <sub>pd</sub> | A            | Y           | 2.4                              | 9.8 | 1                               | 7.0 | 1.5                             | 5.7 | 1                             | 4.9 | ns   |

### 7.7 Operating Characteristics

T<sub>A</sub> = 25°C


| PARAMETER                                     | TEST CONDITIONS | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | V <sub>CC</sub> = 3.3 V | V <sub>CC</sub> = 5 V | UNIT |
|---|-----------------|-------------------------|-------------------------|-------------------------|-----------------------|------|
|   |                 | TYP                     | TYP                     | TYP                     | TYP                   |      |
| C <sub>pd</sub> Power dissipation capacitance | f = 10 MHz      | 3                       | 3                       | 4                       | 6                     | pF   |

### 7.8 Typical Characteristics



## 8 Parameter Measurement Information (Open Drain)


### 8.1 PMI




LOAD CIRCUIT

| TEST                          | S1         |
|-------------------------------|------------|
| $t_{pZL}$ (see Notes E and F) | $V_{LOAD}$ |
| $t_{pLZ}$ (see Notes E and G) | $V_{LOAD}$ |
| $t_{pHZ}/t_{pZH}$             | $V_{LOAD}$ |


| $V_{CC}$                         | INPUT    |                      | $V_M$      | $V_{LOAD}$        | $C_L$ | $R_L$        | $V_{\Delta}$ |
|----------------------------------|----------|----------------------|------------|-------------------|-------|--------------|--------------|
|                                  | $V_I$    | $t_r/t_f$            |            |                   |       |              |              |
| $1.8\text{ V} \pm 0.15\text{ V}$ | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 k $\Omega$ | 0.15 V       |
| $2.5\text{ V} \pm 0.2\text{ V}$  | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 $\Omega$ | 0.15 V       |
| $3.3\text{ V} \pm 0.3\text{ V}$  | 3 V      | $\leq 2.5\text{ ns}$ | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V        |
| $5\text{ V} \pm 0.5\text{ V}$    | $V_{CC}$ | $\leq 2.5\text{ ns}$ | $V_{CC}/2$ | $2 \times V_{CC}$ | 50 pF | 500 $\Omega$ | 0.3 V        |




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. Since this device has open-drain outputs,  $t_{pLZ}$  and  $t_{pZL}$  are the same as  $t_{pd}$ .
  - F.  $t_{pZL}$  is measured at  $V_M$ .
  - G.  $t_{pLZ}$  is measured at  $V_{OL} + V_{\Delta}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit And Voltage Waveforms

## 9 Detailed Description

### 9.1 Overview

The SN74LVC1G07-Q1 device contains one open-drain buffer with a maximum sink current of 32 mA. This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### 9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

### 9.3 Feature Description

- Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V.
- Allows down-voltage translation.
- Inputs and outputs accept voltages to 5.5 V.
- $I_{off}$  feature allows voltages on the inputs and outputs, when  $V_{CC}$  is 0 V.

### 9.4 Device Functional Modes

Table 1 lists the functional modes of SN74LVC1G07-Q1.

Table 1. Function Table

| INPUT<br>A | OUTPUT<br>Y |
|------------|-------------|
| L          | L           |
| H          | Z           |



## 10 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The SN74LVC1G07-Q1 is a high drive CMOS device that can be used to implement a high output drive buffer, such as an LED application. It can sink 32 mA of current at 4.5 V making it ideal for high drive and wired-OR/AND functions. It is good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate up/down to  $V_{CC}$ .

### 10.2 Typical Application




Figure 5. Typical Application-SN74LVC1G07-Q1

#### 10.2.1 Design Requirements

This device uses CMOS technology and has high-output drive. Care should be taken to avoid bus contention because it may drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads; so, routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

1. Recommended Input Conditions
  - Rise time and fall time specs. See ( $\Delta t/\Delta V$ ) in the [Recommended Operating Conditions](#) table.
  - Specified high and low levels. See ( $V_{IH}$  and  $V_{IL}$ ) in the [Recommended Operating Conditions](#) table.
  - Inputs are over-voltage tolerant allowing them to go as high as ( $V_I$  max) in the [Recommended Operating Conditions](#) table at any valid  $V_{CC}$ .
2. Recommended Output Conditions
  - Load currents should not exceed ( $I_O$  max) per output and should not exceed (Continuous current through  $V_{CC}$  or GND) total current for the part. These limits are located in the [Absolute Maximum Ratings](#) table.

## Typical Application (continued)

- Outputs should not be pulled above 5.5 V.

### 10.2.3 Application Curve




Figure 6. Icc vs Frequency

## 11 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the [Recommended Operating Conditions](#) table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu\text{F}$  capacitor is recommended for devices with a single supply. If there are multiple  $V_{CC}$  pins then a 0.01- $\mu\text{F}$  or 0.022- $\mu\text{F}$  capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. 0.1- $\mu\text{F}$  and 1- $\mu\text{F}$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 12 Layout

### 12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they are tied to GND or  $V_{CC}$ , whichever is more convenient.

### 12.2 Layout Example




Figure 7. Layout Example

## 13 デバイスおよびドキュメントのサポート

### 13.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 13.2 コミュニティ・リソース

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 13.3 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 13.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 13.5 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

| Orderable Device   | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN74LVC1G07QDBVRQ1 | ACTIVE        | SOT-23       | DBV             | 5    | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | (33I5, CCQO)            | <a href="#">Samples</a> |
| SN74LVC1G07QDCKRQ1 | ACTIVE        | SC70         | DCK             | 5    | 3000        | RoHS & Green    | SN                                   | Level-2-260C-1 YEAR  | -40 to 125   | 16J                     | <a href="#">Samples</a> |
| SN74LVC1G07QDCKTQ1 | ACTIVE        | SC70         | DCK             | 5    | 250         | RoHS & Green    | SN                                   | Level-2-260C-1 YEAR  | -40 to 125   | 16J                     | <a href="#">Samples</a> |
| SN74LVC1G07QDRYRQ1 | ACTIVE        | SON          | DRY             | 6    | 5000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | HL                      | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LVC1G07-Q1 :**

- Catalog : [SN74LVC1G07](#)
- Enhanced Product : [SN74LVC1G07-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LVC1G07QDBVRQ1 | SOT-23       | DBV             | 5    | 3000 | 178.0              | 9.0                | 3.3     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| SN74LVC1G07QDCKRQ1 | SC70         | DCK             | 5    | 3000 | 178.0              | 9.0                | 2.4     | 2.5     | 1.2     | 4.0     | 8.0    | Q3            |
| SN74LVC1G07QDCKTQ1 | SC70         | DCK             | 5    | 250  | 178.0              | 9.0                | 2.4     | 2.5     | 1.2     | 4.0     | 8.0    | Q3            |
| SN74LVC1G07QDRYRQ1 | SON          | DRY             | 6    | 5000 | 180.0              | 9.5                | 1.2     | 1.65    | 0.7     | 4.0     | 8.0    | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G07QDBVRQ1 | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07QDCKRQ1 | SC70         | DCK             | 5    | 3000 | 190.0       | 190.0      | 30.0        |
| SN74LVC1G07QDCKTQ1 | SC70         | DCK             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07QDRYRQ1 | SON          | DRY             | 6    | 5000 | 189.0       | 185.0      | 36.0        |




# DCK0005A

# PACKAGE OUTLINE

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



# EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE: 18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



**DBV0005A**

**PACKAGE OUTLINE**

**SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

**DRY 6**

**USON - 0.6 mm max height**


PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4207181/G


DRY0006B



PACKAGE OUTLINE

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


DRY0006B

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
1:1 RATIO WITH PKG SOLDER PADS  
SCALE:40X



4222207/B 02/2016

NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).




# EXAMPLE STENCIL DESIGN

DRY0006B

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.075 - 0.1 mm THICK STENCIL  
SCALE:40X

4222207/B 02/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated