

TCA39416 立ち上がり時間アクセラレータ搭載、超低電圧 I3C トランスレータ

1 特長

- I3C、I²C、SMBus、SPI アプリケーション用の 2 ビット・デュアル電源双方向トランスレータ
- 方向ピンを必要としない双方向電圧変換を実現
- OE = 0V または V_{CC} = 0V 時に出力 Ax および Bx ピンはハイ・インピーダンス
- Ax および Bx ピンに内部 10kΩ プルアップ抵抗
- 0.72V~1.98V (A ポートと B ポートの両方)、V_{CCA} ≤ V_{CCB}
- 最高 12.5MHz の速度をサポートする MIPI I3C と互換
- JEDEC I3C モジュールのサイドバンド・バス仕様と互換 (JESD403)
- V_{CC} 絶縁機能: どちらかの V_{CC} 入力 GND レベルになると、A および B ポート両方がハイ・インピーダンス状態になる
- 電源投入のシーケンス不要: V_{CCA} または V_{CCB} のいずれかが最初に立ち上げ可能
- 低 I_{off}: V_{CCA} または V_{CCB} = 0V 時に 2.5μA
- OE 入力は V_{CCA} に直結、または GPIO により制御可能
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- JESD 22 を超える ESD 保護
 - 4000V、人体モデル (A114-B)
 - 1500V、デバイス帯電モデル (C101)

2 アプリケーション

- サーバー
- ウェアラブル
- パーソナル・エレクトロニクス

3 概要

TCA39416 は、出力イネーブル (OE) 入力と立ち上がりおよび立ち下がりエッジ・アクセラレータを備えた 2 ビット双方向 MIPI I3C v1.1.1、I²C、SMBus および SPI 電圧レベル・トランスレータです。A 側と B 側の両方で 0.72V ~ 1.98V で動作可能です。適切に動作させるためには、V_{CCA} は V_{CCB} 未満である必要があります。これによって、標準的な 1V、1.2V、1.8V の電源レールのいずれについても、デバイスはロジック Low および High 信号レベル間のインターフェイスが可能です。

OE 入力ピンは V_{CCA} を基準とし、V_{CCA} に直結できますが、1.98V も許容します。また、OE ピンを制御してロジック Low に設定すると、すべての Ax (A1、A2) および Bx (B1、B2) ピンをハイ・インピーダンス状態にすることができ、静止時消費電流が大幅に減少します。


TCA39416 は 12.5MHz の I3C 速度と互換性があり、2 つのデバイスを使用する高速 SPI アプリケーションもサポートしています。通常の I²C および SMBus 構成では、従来の I2C-Bus/SMBus アプリケーションの双方向電圧レベル変換も可能です。

TCA39416 は、Ax および Bx にハイ・キープとして機能する 10kΩ のプルアップ抵抗を内蔵しており、バスが High のときの各 V_{CC} 電圧に基づいてイネーブルされます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
TCA39416	X2SON (8)	1mm × 1.35mm
	SOT-23-T (8)	2.9mm × 2.8mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- (2) パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。




アプリケーション概略図




Table of Contents

1 特長	1	7.3 Feature Description.....	11
2 アプリケーション	1	7.4 Device Functional Modes.....	13
3 概要	1	8 Application and Implementation	14
4 Pin Configuration and Functions	3	8.1 Application Information.....	14
5 Specifications	4	8.2 Typical Application.....	14
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	15
5.2 ESD Ratings.....	4	8.4 Layout.....	16
5.3 Recommended Operating Conditions.....	4	9 Device and Documentation Support	17
5.4 Thermal Information.....	5	9.1 Documentation Support.....	17
5.5 Electrical Characteristics.....	5	9.2 ドキュメントの更新通知を受け取る方法.....	17
5.6 Timing Requirements.....	6	9.3 サポート・リソース.....	17
5.7 Switching Characteristics.....	7	9.4 Trademarks.....	17
5.8 Typical Characteristics.....	8	9.5 静電気放電に関する注意事項.....	17
6 Parameter Measurement Information	9	9.6 用語集.....	17
6.1 Voltage Waveforms.....	10	10 Revision History	17
7 Detailed Description	11	11 Mechanical, Packaging, and Orderable Information	18
7.1 Overview.....	11		
7.2 Functional Block Diagram.....	11		

4 Pin Configuration and Functions



4-1. 8-PIN DTW (Top View)



4-2. 8-PIN DDF (Top View)

表 4-1. Pin Functions

NAME	PIN		TYPE	DESCRIPTION
	NO.	DTW, DDF		
B2	1		I/O	Input and output B. Referenced to V_{CCB} .
B1	8		I/O	Input and output B. Referenced to V_{CCB} .
GND	2		GND	Ground.
VCCA	3		Power	A-port supply voltage. $0.72\text{ V} \leq V_{CCA} \leq 1.98\text{ V}$.
A1	5		I/O	Input and output A. Referenced to V_{CCA} .
A2	4		I/O	Input and output A. Referenced to V_{CCA} .
OE	6		I	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
VCCB	7		Power	B-port supply voltage. $0.72\text{ V} \leq V_{CCB} \leq 1.98\text{ V}$.

5 Specifications

5.1 Absolute Maximum Ratings

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CCA}	Supply voltage range		-0.5	2.5	V
V _{CCB}	Supply voltage range		-0.5	2.5	V
V _I	Input voltage range ⁽²⁾	A port	-0.5	2.5	V
		B port	-0.5	2.5	
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	A port	-0.5	2.5	V
		B port	-0.5	2.5	
V _O	Voltage range applied to any output in the high or low state ^{(2) (3)}	A port	-0.5	2.5	V
		B port	-0.5	2.5	
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C
P _{tot}	Total power dissipation			100	mW

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				0.72	1.98	V
V _{CCB}	Supply voltage				0.72	1.98	V
V _I	Input voltage	A-port I/Os, B-port I/Os, OE	0 V to 1.98 V	0 V to 1.98 V	0	1.98	V
V _{IH}	High-level input voltage	OE input	0.72 V to 1.98 V	0.72 V to 1.98 V	V _{CCA} × 0.65	1.98	V
V _{IL}	Low-level input voltage	OE input	0.72 V to 1.98 V	0.72 V to 1.98 V	0	V _{CCA} × 0.35	V
Δt/ΔV	Input transition rise and fall rate		0.72 V to 1.98 V	0.72 V to 1.98 V		5	ns/V
T _A	Operating free-air temperature				-40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TCA39416	TCA39416	UNIT
		DDF (SOT-23)	DTW (X2SON)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	220.8	261.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	132.4	128.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	138.3	146.8	°C/W
ψ _{JT}	Junction-to-top characterization parameter	24.2	8.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	137.2	146.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)^{1 2 3}

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT
V _{UVLO_RISE}	UVLO Rising Threshold	V _{UVLO} for V _{CCA} and V _{CCB} are independent	0 V to 1.98 V	0 V to 1.98 V	0.3	0.55	0.65	V
V _{UVLO_FALL}	UVLO Falling Threshold	V _{UVLO} for V _{CCA} and V _{CCB} are independent	0 V to 1.98 V	0 V to 1.98 V	0.25	0.5	0.6	V
V _{RTA} ⁴	RTA Activation Threshold		0.72 V to 1.98 V	0.72 V to 1.98 V	V _{CCI} × 0.30	V _{CCI} × 0.45		V
V _{FTA} ⁴	FTA Activation Threshold		0.72 V to 1.98 V	0.72 V to 1.98 V		V _{CCI} × 0.40	V _{CCI} × 0.70	V
R _{PU}		V _I = V _{CC} – 0.15 V	0.72 V to 1.98 V	0.72 V to 1.98 V	7.5	10	15	kΩ
I _I	OE	V _I = V _{CCA} or GND	0.72 V to 1.98 V	0.72 V to 1.98 V		±0.1	±1	μA
I _{OZ}	A or B port	OE less than V _{IL}	0.72 V to 1.98 V	0.72 V to 1.98 V		0	±2.5	μA
I _{off}	A port	V _I = 1.98 V, V _O = 0 V (T _A ≤ 85°C)	0 V	0 V to 1.98 V		±0.1	±0.5	μA
	B port	V _I = 1.98 V, V _O = 0 V (T _A ≤ 85°C)	0 V to 1.98 V	0 V		±0.1	±0.5	
	A port	V _I = 1.98 V, V _O = 0 V (T _A ≤ 125°C)	0 V	0 V to 1.98 V		±0.1	±2.5	
	B port	V _I = 1.98 V, V _O = 0 V (T _A ≤ 125°C)	0 V to 1.98 V	0 V		±0.1	±2.5	
I _{CC_OFF}	V _{CCA}	V _I = V _O = 0 V to 1.98 V, I _O = 0, OE = 0 V	0.72 V to 1.98 V	0.72 V to 1.98 V		2.5	20	μA
	V _{CCB}	V _I = V _O = 0 V to 1.98 V, I _O = 0, OE = 0 V				2.5	20	
I _{CCA}		V _I = V _O = 0 V or V _{CCI} , I _O = 0, OE = V _{CCA}	0.72 V	0.72 V to 1.98 V		1.5	40	μA
			1.1 V	1.1 V to 1.98 V		2	25	
			1.32 V	1.32 V to 1.98 V		3	25	
			1.98 V	1.98 V		4	28	
I _{CCB}		V _I = V _O = 0 V or V _{CCI} , I _O = 0, OE = V _{CCA}	0.72 V	0.72 V to 1.98 V		1	24	μA
			1.1 V	1.1 V to 1.98 V		1.5	26	
			1.32 V	1.32 V to 1.98 V		2	26	
			1.98 V	1.98 V		2.5	28	
I _{CCA} + I _{CCB}		V _I = V _O = 0 V or V _{CCI} , I _O = 0, OE = V _{CCA}	0.72 V	0.72 V to 1.98 V		1	46	μA
			1.1 V	1.1 V to 1.98 V		2	48	
			1.32 V	1.32 V to 1.98 V		4	48	
			1.98 V	1.98 V		6	54	

5.5 Electrical Characteristics (続き)

over recommended operating free-air temperature range (unless otherwise noted)^{1 2 3}

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT
R _{on}		V _I = 0.1 V, I _O = 2 mA	1.8 V	1.8 V		8	20	Ω
		V _I = 0.1 V, I _O = 2 mA	0.8 V, 1.8 V	1.8 V, 0.8 V		10	28	
		V _I = 0.1 V, I _O = 2 mA	1.2 V, 1.8 V	1.8 V, 1.2 V		8	18	
C _I	OE		1.98 V	1.98 V		2	3	pF
C _{io}	A or B port		0 V, 1 V, 1.98 V	0 V, 1 V, 1.98 V		4	8	pF

- (1) V_{CCI} is the V_{CC} associated with the input port.
- (2) V_{CCO} is the V_{CC} associated with the output port.
- (3) V_{CCA} must be less than or equal to V_{CCB}, and V_{CCA} must not exceed 1.98 V.
- (4) RTA is "rise time accelerator" and FTA is "fall time accelerator".

5.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted). Typical specifications are at T_A = 25 °C unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{RTA}	Time from V _{RTA} to RTA disabling	Ax, Bx = Hi-Z EN = V _{CC}		80	210	ns
t _W	Pulse width	data inputs	35			ns

5.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	A	B	V _{CCA} = 0.72 V		8	20	ns
			V _{CCA} = 0.8 V		7	18	
			V _{CCA} = 1.0 V		4	13	
			V _{CCA} = 1.2 V		2	9	
			V _{CCA} = 1.8 V		1	5	
t _{PLH}	A	B	V _{CCA} = 0.72 V		8	30	ns
			V _{CCA} = 0.8 V		6	16	
			V _{CCA} = 1.0 V		3	10	
			V _{CCA} = 1.2 V		2	8	
			V _{CCA} = 1.8 V		0.5	4	
t _{PHL}	B	A	V _{CCB} = 0.72 V		9	18	ns
			V _{CCB} = 0.8 V		8	15	
			V _{CCB} = 1.0 V		8	16	
			V _{CCB} = 1.2 V		2	17	
			V _{CCB} = 1.8 V		2	18	
t _{PLH}	B	A	V _{CCB} = 0.72 V		9	35	ns
			V _{CCB} = 0.8 V		2	18	
			V _{CCB} = 1.0 V		1	16	
			V _{CCB} = 1.2 V		0.5	15	
			V _{CCB} = 1.8 V		0.5	14	
t _{SK(O)-RISE}	Rising Channel-to-channel skew (Propagation)					3	ns
t _{SK(O)-FALL}	Falling Channel-to-channel skew (Propagation)					3	ns
t _{en}	OE	A or B				250	ns
t _{dis}	OE	A or B				350	ns
t _{rA}	B-port	A-port	V _{CCA} = 0.72 V		18	42	ns
			V _{CCA} = 0.8 V		5	22	
			V _{CCA} = 1.0 V		4	15	
			V _{CCA} = 1.2 V		2	12	
			V _{CCA} = 1.8 V		1.5	9	
t _{rB}	A-port	B-port	V _{CCB} = 0.72 V		6	34	ns
			V _{CCB} = 0.8 V		4	21	
			V _{CCB} = 1.0 V		3	15	
			V _{CCB} = 1.2 V		2	13	
			V _{CCB} = 1.8 V		1.5	8	
t _{rA}	B-port	A-port	V _{CCA} = 0.72 V		4	12	ns
			V _{CCA} = 0.8 V		4	11	
			V _{CCA} = 1.0 V		3	11	
			V _{CCA} = 1.2 V		3	11	
			V _{CCA} = 1.8 V		4	12	
t _{rB}	A-port	B-port	V _{CCB} = 0.72 V		4	9	ns
			V _{CCB} = 0.8 V		4	9	
			V _{CCB} = 1.0 V		3	10	
			V _{CCB} = 1.2 V		3	11	
			V _{CCB} = 1.8 V		2	11	
f _{data}	Data rate			0.06		26	Mbps

5.8 Typical Characteristics




図 5-1. I_{CCA} (μA) vs V_{CCA} (V)




図 5-2. I_{CCB} (μA) vs V_{CCB} (V)




図 5-3. R_{ON} (Ω) vs Min(V_{CCA}, V_{CCB}) (V)

6 Parameter Measurement Information

Following load circuit is used to measure pulse duration, propagation delay, output rise-time and fall-time measurement.




图 6-1. Load Circuit

- A. Load resistance $R_L = 1\text{ M}\Omega$ for measuring data rate, pulse width, propagation delay and output rise and fall measurements. $R_L = 50\text{ k}\Omega$ for measuring enable and disable times.
- B. R_T termination resistance should be equal to Z_{OUT} of pulse generators.
- C. C_L Load capacitance includes probe and jig capacitance. $C_L = 15\text{ pF}$ when on the B-side.
- D. V_{EXT} External voltage for measuring switching times.
- E. All input pulses are supplied by generators having the following characteristics: $PRR \leq 26\text{ MHz}$, $Z_O = 50\ \Omega$, slew rate $\geq 1\text{ V/ns}$.
- F. V_{CCI} is the V_{CC} associated with the input port.
- G. V_{CCO} is the V_{CC} associated with the output port.

6.1 Voltage Waveforms





Figure 6-2. Propagation Delay Times



1. C_L includes probe and jig capacitance.
2. Waveform 1 in Figure 6-3 is for an output with internal such that the output is high, except when OE is high (see Figure 6-1). Waveform 2 in Figure 6-3 is for an output with conditions such that the output is low, except when OE is high.
3. All input pulses are supplied by generators having the following characteristics: $PRR \leq 26$ MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1$ V/ns.
4. The outputs are measured one at a time, with one transition per measurement.
5. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
6. t_{PZL} and t_{PZH} are the same as t_{en} .
7. t_{PLH} and t_{PHL} are the same as t_{pd} .
8. V_{CCI} is the V_{CC} associated with the input port.
9. V_{CCO} is the V_{CC} associated with the output port.

Figure 6-3. Enable and Disable Times

7 Detailed Description

7.1 Overview


The TCA39416 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The device is [MIPI I3C v1.1.1](#) compatible supporting data rates up to 12.5 Mbps in I3C Single Data Rate (SDR) mode and 25 Mbps in I3C High Data Rate (HDR-DDR) mode. Like SDR Mode, HDR-DDR Mode uses SCL as a clock; however unlike SDR, data is sampled on both edges of clock SCL effectively doubling the data rate achieving 25 Mbps.

The A and B ports are able to accept I/O voltages ranging from 0.72 V to 1.98 V. V_{CCA} must be $\leq V_{CCB}$ to ensure proper operation. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate and supports both high speed push-pull and low speed open-drain operation.

MIPI I3C specification requires dynamic pull-up control to switch between “strong pull-up” and “weak pull-up” to optimize open-drain and push-pull timing requirements. In TCA39416, the internal 10-k Ω pull-up resistors on Ax and Bx pins are enabled based on respective VCC voltage and OE input and act as High-Keeper when the bus is high.

When OE is low, the TCA39416 is disabled, the one shots and internal pull ups are also disabled.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Architecture

The TCA39416 architecture (see [Figure 7-1](#)) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.




図 7-1. Architecture of a TCA39416 Cell

These two bidirectional channels support both directions of data flow without a direction-control signal. By properly biasing the gate of the pass-FET, the FET can turn on (low $R_{DS(on)}$), when either side input voltage drops to ~ 1 voltage threshold below the lowest of the two supplies.

The TCA39416 is part of the TI "Switch" type voltage translator family and employs key circuits to enable this voltage translation:

1. An N-channel pass-gate transistor topology that ties the A-port to the B-port.
2. Output rise time accelerator circuitry to detect and accelerate rising edges on the A or B ports
3. Output fall time accelerator circuitry to detect and accelerate falling edges on the A or B ports

For bidirectional voltage translation, pull up resistors are included on the device for dc current sourcing capability. The V_{GATE} gate bias of the N-channel pass transistor is set to the lower supply voltage and can be represented with V_{CCA} .

The rise and fall time accelerator (RTA and FTA, respectively) circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the rise time accelerator (RTA) circuit turns on to increase the current drive capability of the driver. This edge-rate acceleration provides high ac drive by bypassing the internal 10-k Ω pull up resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 150 Ω during this acceleration phase. During a high-to-low signal falling edge, the fall time accelerator (FTA) turns on to increase the current drive capability of the driver, similar to the rise time accelerator. This helps reduce the fall time for large capacitive loads. For light capacitive loads, the fall time accelerator will not enable.

7.3.2 Enable and Disable

The TCA39416 has an OE input that is used to disable the device by setting OE low, which prevents any signals from propagating across the device. This pin is referenced to the V_{CCA} supply. The rise and fall time accelerators and the internal pull-up resistors are also disabled. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

7.3.3 Pull up resistors on I/O Lines

I3C Controllers manage an active (such as, dynamic) pull-up resistance on SDA, which they can enable and disable as the bus transitions between open drain and push-pull mode. The continuous DC current sourcing or sinking capability is determined by the external system-level open-drain or push-pull drivers that are interfaced to the TCA39416 I/O pins.

In TCA39416, each A-port I/O has an internal 10-kΩ pull up resistor to V_{CCA} , and each B-port I/O has an internal 10-kΩ pull up resistor to V_{CCB} . The internal pull ups of the TCA39416 are controlled by their respective supplies. The resistors have back-biasing protection, so that if a supply is off, the current cannot flow through the resistors back into the supply. When both A and B side supply is above V_{UVLO_RISE} and OE is high, the pull up resistors are enabled when the bus is high.

7.3.4 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TCA39416 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal 10-kΩ pullup resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving TCA39416 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is below V_{OL} on both sides.

7.4 Device Functional Modes

The TCA39416 device has two functional modes, enabled and disabled. To disable the device, set the OE input low, which disables the rise time and fall time accelerators, and prevents signals from propagating across the channels. The internal pull up resistors are also affected by the OE input and are disabled when OE input is low. Setting the OE input high enables the device. The internal pull-up resistors act has High-Keeper and are enabled based on respective VCC voltage when bus is high. 表 7-1 provides functional description for TCA39416.

表 7-1. Functional table

Supply voltage ⁽⁴⁾		Input ⁽¹⁾	I/O
V_{CCA}	V_{CCB}	OE ⁽²⁾	
0.72 V to 1.98 V	0.72 V to 1.98 V	L	disconnected
0.72 V to 1.98 V	0.72 V to 1.98 V	H	A1 = B1; A2 = B2
GND ⁽³⁾	GND ⁽³⁾	X	disconnected

- (1) H = HIGH voltage level; L = LOW voltage level; X = don't care
- (2) OE is referenced to V_{CCA} . Pull OE low to place all outputs in 3-state mode.
- (3) When either V_{CCA} or V_{CCB} is at GND level, the device goes into power-down mode.
- (4) $V_{CCA} \leq V_{CCB}$.

8 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TCA39416 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. The primary target application use is for interfacing with I3C push-pull drivers or open-drain drivers on the data I/Os such as I²C or SMBus, where the data is bidirectional and no control signal is available.

8.2 Typical Application



OE is referenced to V_{CCA}

図 8-1. Typical Application

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	0.72 V to 1.98 V
Output voltage range	0.72 V to 1.98 V

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range

- Use the supply voltage of the device that is driving the TCA39416 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TCA39416 device is driving to determine the output voltage range
 - The TCA39416 device has 10-k Ω internal pull up resistors that act as high-keepers when the I/O lines are high.

8.2.3 Application Curve




図 8-2. Level-Translation of a 12.5-MHz Signal

8.3 Power Supply Recommendations

The TCA39416 has no supply restrictions outside of the 0.72 V to 1.98 V range. V_{CCA} must be $\leq V_{CCB}$ for proper operation.

The sequencing of each power supply does not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that when the (OE) input is low, the outputs are disabled. No signals may propagate the rise time and fall time accelerators, and the internal pull up resistors are disabled. To make sure the signals do not pass through during power up or power down, the OE input pin must be tied to GND through a pull down resistor. The OE input pin should not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. If OE is tied to V_{CCA} , this is OK, but might result in a glitch on the bus during power up depending on the capacitive load and ramp rates. The minimum value of the pull down resistor to ground is determined by the current-sourcing capability of the driver.


8.4 Layout

8.4.1 Layout Guidelines

For reliability of the device, the following common printed-circuit board layout guidelines are recommended:

1. Bypass capacitors should be used on power supplies and should be placed as close as possible to the V_{CCA} , V_{CCB} pin, and G_{ND} pin.
2. Short trace lengths should be used to avoid excessive loading.
3. Keep Ax and Bx lengths close to prevent skewing the signals.
4. PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately < 20 ns. Making sure that any reflection encounters low impedance at the source driver.

8.4.2 Layout Example



8-3. Layout Example (DDF)

9 Device and Documentation Support

9.1 Documentation Support

For related documentation see the following:

- Texas Instruments, [I3C - Next Generation Serial Communication Interface](#)

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (July 2023) to Revision B (November 2023)	Page
• JEDEC I3C JESD403 との「機能」互換性を追加	1
• Changed t_{en} by deleting the typical value and changing the max value from 124 ns to 250 ns.....	7
• Changed t_{dis} by deleting the typical value and changing the max value from 68 ns to 350 ns.....	7
• Changed from I3C to I3C.....	14
• Changed round-trip delay from < 30 ns to < 20 ns.....	16

Changes from Revision * (December 2022) to Revision A (July 2023)	Page
• 「パッケージ情報」表の X2SON から製品プレビューの注を削除	1
• Added thermal information for DTW.....	5
• Deleted sentence "When V_{CCA} is same as V_{CCB} ,..." from the <i>Power Supply Recommendations</i>	15

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA39416DDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2VIF	Samples
TCA39416DTWR	ACTIVE	X2SON	DTW	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1OC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA39416DDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TCA39416DTWR	X2SON	DTW	8	3000	180.0	8.4	1.15	1.5	0.55	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA39416DDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TCA39416DTWR	X2SON	DTW	8	3000	210.0	185.0	35.0

DDF0008A



PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4222047/E 07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024

NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package complies to JEDEC MO-287 variation X2EAF.

EXAMPLE BOARD LAYOUT


DTW0008A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 50X



SOLDER MASK DETAILS

4228862/B 07/2023

NOTES: (continued)


4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DTW0008A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 MM THICK STENCIL
SCALE: 50X

4228862/B 07/2023

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated