

# TCA6408A-Q1 割り込み出力搭載、I<sup>2</sup>C と SMBus に対応、低電圧、8 ビット I/O エクスパンダ

## 1 特長

- 車載アプリケーション向けに AEC-Q100 認証を取得
  - 温度グレード 1: -40°C ~ +125°C、T<sub>A</sub>
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可能
- I<sup>2</sup>C からパラレル・ポートへのエクスパンダ
- 1.65V ~ 3.6V の動作電源電圧範囲
- 双方向電圧レベル変換と、1.8V、2.5V、3.3V の I<sup>2</sup>C バスおよび P ポート間での GPIO 拡張が可能
- 低いスタンバイ消費電流
- 400kHz の高速 I<sup>2</sup>C バス
- ハードウェア・アドレス・ピンにより、同じ I<sup>2</sup>C / SMBus バス上に 2 つの TCA6408A-Q1 デバイスを接続可能
- アクティブ LOW のリセット (RESET) 入力
- オープン・ドレインのアクティブ LOW 割り込み (INT) 出力
- 入力 / 出力構成レジスタ
- 極性反転レジスタ
- パワーオン・リセット内蔵
- 電源投入時はすべてのチャンネルが入力に構成された状態
- 電源オン時のグリッチなし
- SCL / SDA 入力のノイズ・フィルタ
- 大電流の最大駆動能力を持つラッチ付き出力により LED を直接駆動
- AEC Q100-004 準拠で 100mA を満たすラッチアップ性能
- シュミット・トリガ動作によって低速の入力遷移が実現し、SCL / SDA 入力のスイッチング・ノイズ耐性が向上
- ESD 保護
  - 2000V、人体モデル (Q100-002)
  - 1000V、デバイス帯電モデル (Q100-011)

## 2 アプリケーション

- 車載インフォテインメント
- 先進運転支援システム (ADAS)
- 車体用電子機器
- HEV、EV、パワー・トレイン
- インダストリアル・オートメーション、ファクトリ・オートメーション、ビルディング・オートメーション
- 試験 / 測定機器
- EPOS

## 3 概要


TCA6408A-Q1 は 16 ピン・デバイスで、2 ライン双方向 I<sup>2</sup>C バス (または SMBus) プロトコル用に 8 ビットの汎用パラレル入出力 (I/O) 拡張機能を提供します。このデバイスは、I<sup>2</sup>C バス側 (V<sub>CCI</sub>) と P ポート側 (V<sub>CPC</sub>) の両方で 1.65V ~ 3.6V の電源電圧で動作できます。このため、TCA6408A-Q1 は SDA / SCL 側で、消費電力削減のため電源電圧レベルが引き下げられる次世代のマイクロプロセッサおよびマイクロコントローラと接続できます。マイクロプロセッサおよびマイクロコントローラの電源供給は低下しますが、LED など PCB の部品の電源供給は高いままになります。

このデバイスは、100kHz (標準モード) と 400kHz (高速モード) の両方のクロック周波数をサポートしています。TCA6408A-Q1 をはじめとする I/O エクスパンダは、スイッチ、センサ、押しボタン、LED、ファンなどに I/O を追加する必要がある場合の簡単なソリューションとなります。

### パッケージ情報

部品番号	パッケージ (1)	本体サイズ (公称)
TCA6408A-Q1	TSSOP (16)	5.00mm × 4.40mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



簡略回路図



## Table of Contents

<b>1 特長</b> .....	1	8.2 Functional Block Diagrams.....	17
<b>2 アプリケーション</b> .....	1	8.3 Feature Description.....	19
<b>3 概要</b> .....	1	8.4 Device Functional Modes.....	20
<b>4 Revision History</b> .....	2	8.5 Programming.....	20
<b>5 Pin Configuration and Functions</b> .....	3	8.6 Register Map.....	24
<b>6 Specifications</b> .....	4	<b>9 Application and Implementation</b> .....	26
6.1 Absolute Maximum Ratings.....	4	9.1 Application Information.....	26
6.2 ESD Ratings.....	4	9.2 Typical Application.....	27
6.3 Recommended Operating Conditions.....	4	9.3 Power Supply Recommendations.....	30
6.4 Thermal Information.....	5	9.4 Layout.....	31
6.5 Electrical Characteristics.....	5	<b>10 Device and Documentation Support</b> .....	33
6.6 I <sup>2</sup> C Interface Timing Requirements.....	6	10.1 Receiving Notification of Documentation Updates.....	33
6.7 Reset Timing Requirements.....	7	10.2 商標.....	33
6.8 Switching Characteristics.....	8	10.3 静電気放電に関する注意事項.....	33
6.9 Typical Characteristics.....	9	10.4 用語集.....	33
<b>7 Parameter Measurement Information</b> .....	12	<b>11 サポート・リソース</b> .....	33
<b>8 Detailed Description</b> .....	16	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	33
8.1 Overview.....	16		

## 4 Revision History

Changes from Revision * (September 2016) to Revision A (February 2023)	Page
• I <sup>2</sup> C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更.....	1
• 特長を追加: 車載アプリケーション向けに AEC-Q100 認証を取得.....	1
• Added the HBM and CDM ESD classification levels.....	4
• Added paragraph: "Ramping up the device V <sub>CCP</sub> " to <i>Power-On Reset Requirements</i> .....	30

## 5 Pin Configuration and Functions




图 5-1. PW Package, 16-Pin TSSOP  
(Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
ADDR	2	I	Address input. Connect directly to $V_{CCP}$ or ground
GND	8	—	Ground
INT	13	O	Interrupt output. Connect to $V_{CCI}$ through a pull-up resistor
P0	4	I/O	P-port input-output (push-pull design structure). At power on, P0 is configured as an input
P1	5	I/O	P-port input-output (push-pull design structure). At power on, P1 is configured as an input
P2	6	I/O	P-port input-output (push-pull design structure). At power on, P2 is configured as an input
P3	7	I/O	P-port input-output (push-pull design structure). At power on, P3 is configured as an input
P4	9	I/O	P-port input-output (push-pull design structure). At power on, P4 is configured as an input
P5	10	I/O	P-port input-output (push-pull design structure). At power on, P5 is configured as an input
P6	11	I/O	P-port input-output (push-pull design structure). At power on, P6 is configured as an input
P7	12	I/O	P-port input-output (push-pull design structure). At power on, P7 is configured as an input
RESET	3	I	Active-low reset input. Connect to $V_{CCI}$ through a pull-up resistor, if no active connection is used
SCL	14	I	Serial clock bus. Connect to $V_{CCI}$ through a pull-up resistor
SDA	15	I/O	Serial data bus. Connect to $V_{CCI}$ through a pull-up resistor
$V_{CCI}$	1	—	Supply voltage of I <sup>2</sup> C bus. Connect directly to the $V_{CC}$ of the external I <sup>2</sup> C controller. Provides voltage level translation
$V_{CCP}$	16	—	Supply voltage of TCA6408A-Q1 for P-ports

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (see <sup>(1)</sup>)

				MIN	MAX	UNIT	
V <sub>CCI</sub>	Supply voltage for I <sup>2</sup> C pins			-0.5	3.6	V	
V <sub>CCP</sub>	Supply voltage for P-ports			-0.5	3.6	V	
V <sub>I</sub>	Input voltage <sup>(2)</sup>			-0.5	3.6	V	
V <sub>O</sub>	Output voltage <sup>(2)</sup>			-0.5	3.6	V	
I <sub>IK</sub>	Input clamp current	ADDR, RESET, SCL	V <sub>I</sub> < 0		±20	mA	
I <sub>OK</sub>	Output clamp current	INT	V <sub>O</sub> < 0		±20	mA	
I <sub>IOK</sub>	Input/output clamp current	P-port	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CCP</sub>		±20	mA	
		SDA	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CCI</sub>		±20		
I <sub>OL</sub>	Continuous output low current	P-port	V <sub>O</sub> = 0 to V <sub>CCP</sub>		50	mA	
	Continuous output low current	SDA, INT	V <sub>O</sub> = 0 to V <sub>CCI</sub>		25		
I <sub>OH</sub>	Continuous output high current	P-port	V <sub>O</sub> = 0 to V <sub>CCP</sub>		50	mA	
I <sub>CC</sub>	Continuous current through GND				200	mA	
	Continuous current through V <sub>CCP</sub>				160		
	Continuous current through V <sub>CCI</sub>				10		
T <sub>J(MAX)</sub>	Maximum junction temperature				135	°C	
T <sub>stg</sub>	Storage temperature				-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 1C	±2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C6	±1000	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V <sub>CCI</sub> <sup>(1)</sup>	Supply voltage for I <sup>2</sup> C pins	SCL, SDA, INT		1.65	3.6	V
V <sub>CCP</sub>	Supply voltage for P-ports	P-ports, ADDR, RESET		1.65	3.6	V
V <sub>IH</sub>	High-level input voltage	SCL, SDA		0.7 × V <sub>CCI</sub>	V <sub>CCI</sub>	V
		RESET		0.7 × V <sub>CCI</sub>	3.6	
		ADDR, P7–P0		0.7 × V <sub>CCP</sub>	3.6	
V <sub>IL</sub>	Low-level input voltage	SCL, SDA, RESET		-0.5	0.3 × V <sub>CCI</sub>	V
		ADDR, P7–P0		-0.5	0.3 × V <sub>CCP</sub>	
I <sub>OH</sub>	High-level output current	P00–P07			10	mA

### 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$I_{OL}^{(2)}$	Low-level output current	P00-P07	$T_J = 65^\circ\text{C}$	25	mA
			$T_J = 85^\circ\text{C}$	18	
			$T_J = 105^\circ\text{C}$	9	
			$T_J = 125^\circ\text{C}$	4.5	
			$T_J = 135^\circ\text{C}$	3.5	
	INT, SDA	$T_J = 85^\circ\text{C}$	6		
		$T_J = 105^\circ\text{C}$	3		
		$T_J = 125^\circ\text{C}$	1.8		
		$T_J = 135^\circ\text{C}$	1.5		
$T_A$	Operating free-air temperature		-40	125	$^\circ\text{C}$

- (1) For voltages applied above  $V_{CCI}$ , and increase in  $I_{CC}$  will result.  
 (2) The values shown apply to specific junction temperature. See the [セクション 9.2.1.1](#) section on how to calculate the junction temperature.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TCA6408A-Q1	UNIT
		PW (TSSOP)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	122	$^\circ\text{C}/\text{W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.4	$^\circ\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	67.1	$^\circ\text{C}/\text{W}$
$\Psi_{JT}$	Junction-to-top characterization parameter	10.8	$^\circ\text{C}/\text{W}$
$\Psi_{JB}$	Junction-to-board characterization parameter	66.5	$^\circ\text{C}/\text{W}$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range,  $V_{CCI} = 1.65\text{ V to }3.6\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CCP}$	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	Input diode clamp voltage	$I_I = -18\text{ mA}$	1.65 V to 3.6 V	-1.2		V
$V_{PORR}$	Power-on reset voltage, $V_{CCP}$ rising <sup>(2)</sup>	$V_I = V_{CCP}$ or GND, $I_O = 0$	1.65 V to 3.6 V	1.2	1.5	V
$V_{PORF}$	Power-on reset voltage, $V_{CCP}$ falling <sup>(2)</sup>	$V_I = V_{CCP}$ or GND, $I_O = 0$	1.65 V to 3.6 V	0.6	1	V
$V_{OH}$	P-port high-level output voltage	$I_{OH} = -8\text{ mA}$	1.65 V	1.2	V	
			2.3 V	1.8		
			3 V	2.6		
			3.6 V	3.3		
	$I_{OH} = -10\text{ mA}$	1.65 V	1.0			
		2.3 V	1.7			
		3 V	2.5			
		3.6 V	3.2			

## 6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range,  $V_{CCI} = 1.65\text{ V to }3.6\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$V_{CCP}$	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{OL}$	P-port low-level output voltage	$I_{OL} = 8\text{ mA}$	1.65 V			0.45	V
			2.3 V			0.25	
			3 V			0.25	
			3.6 V			0.23	
		$I_{OL} = 10\text{ mA}$	1.65 V			0.6	
			2.3 V			0.3	
			3 V			0.25	
			3.6 V			0.23	
$I_{OL}$	SDA	$V_{OL} = 0.4\text{ V}$	1.65 V to 3.6 V	3			mA
	INT			3	15		
$I_I$	SCL, SDA, RESET	$V_I = V_{CCI}$ or GND	1.65 V to 3.6 V			$\pm 0.1$	$\mu\text{A}$
	ADDR	$V_I = V_{CCP}$ or GND				$\pm 0.1$	
$I_{IH}$	P-port	$V_I = V_{CCP}$	1.65 V to 3.6 V			1	$\mu\text{A}$
$I_{IL}$	P-port	$V_I = \text{GND}$	1.65 V to 3.6 V			1	$\mu\text{A}$
$I_{CC}$ ( $I_{CCI} + I_{CCP}$ )	Operating mode	SDA, P-port, ADDR, RESET	$V_I = V_{CC}$ or GND, I/O = inputs, $f_{SCL} = 400\text{ kHz}$ , No load	2.3 V to 3.6 V	9	36	$\mu\text{A}$
				1.65 V to 2.3 V	5	33	
	Standby mode	SCL, SDA, P-port, ADDR, RESET	$V_I = V_{CC}$ or GND, I/O = inputs, $f_{SCL} = 0\text{ kHz}$ , No load	2.3 V to 3.6 V	1.2	10	
				1.65 V to 2.3 V	0.6	7	
$\Delta I_{CCI}$	Additional current in standby mode	SCL, SDA	One input at $V_{CCI} - 0.6\text{ V}$ , Other inputs at $V_{CCI}$ or GND	1.65 V to 3.6 V	6	10	$\mu\text{A}$
		RESET			RESET at $V_{CCI} - 0.6\text{ V}$ , Other inputs at $V_{CCI}$ or GND	6	
$\Delta I_{CCP}$		P-port, ADDR	One input at $V_{CCP} - 0.6\text{ V}$ , Other inputs at $V_{CCP}$ or GND	1.65 V to 3.6 V	6	80	$\mu\text{A}$
$C_i$	SCL	$V_I = V_{CCI}$ or GND	1.65 V to 3.6 V	7	9		pF
$C_{io}$	SDA	$V_{IO} = V_{CCI}$ or GND	1.65 V to 3.6 V	8	10.5		pF
	P-port	$V_{IO} = V_{CCP}$ or GND		7	8		

(1) All typical values are at nominal supply voltage (1.8-V, 2.5-V, or 3.3-V  $V_{CC}$ ) and  $T_A = 25^\circ\text{C}$ .

(2) When power (from 0 V) is applied to  $V_{CCP}$ , an internal power-on reset holds the TCA6408A-Q1 in a reset condition until  $V_{CCP}$  has reached  $V_{PORR}$ . At that time, the reset condition is released, and the TCA6408A-Q1 registers and I<sup>2</sup>C/SMBus state machine initialize to their default states. After that,  $V_{CCP}$  must be lowered to below  $V_{PORF}$  and back up to the operating voltage for a power-reset cycle.

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [7-1](#))

		MIN	MAX	UNIT
<b>I<sup>2</sup>C BUS—STANDARD MODE</b>				
$f_{scl}$	I <sup>2</sup> C clock frequency	0	100	kHz
$t_{sch}$	I <sup>2</sup> C clock high time	4		$\mu\text{s}$
$t_{scl}$	I <sup>2</sup> C clock low time	4.7		$\mu\text{s}$
$t_{sp}$	I <sup>2</sup> C spike time	0	50	ns
$t_{sds}$	I <sup>2</sup> C serial data setup time	250		ns
$t_{sdh}$	I <sup>2</sup> C serial data hold time	0		ns
$t_{icr}$	I <sup>2</sup> C input rise time		1000	ns

## 6.6 I<sup>2</sup>C Interface Timing Requirements (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see [7-1](#))

		MIN	MAX	UNIT
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time, 10-pF to 400-pF bus		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		μs
t <sub>vd(data)</sub>	Valid data time, SCL low to SDA output valid		1	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		1	μs
<b>I<sup>2</sup>C BUS—FAST MODE</b>				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time	0	50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time	20	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time	20 x (V <sub>cc</sub> /5.5 V)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time, 10-pF to 400-pF bus	20 x (V <sub>cc</sub> /5.5 V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	0.6		μs
t <sub>vd(data)</sub>	Valid data time, SCL low to SDA output valid		1	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		1	μs

## 6.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [7-4](#))

		MIN	MAX	UNIT
<b>I<sup>2</sup>C BUS—STANDARD and FAST MODE</b>				
t <sub>W</sub>	Reset pulse duration	40		ns
t <sub>REC</sub>	Reset recovery time	0		ns
t <sub>RESET</sub>	Time to reset	600		ns

## 6.8 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \leq 100$  pF (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
<b>I<sup>2</sup>C BUS—STANDARD and FAST MODE</b>						
$t_{iv}$	Interrupt valid time	P-Port	$\overline{INT}$		4	$\mu$ s
$t_{ir}$	Interrupt reset delay time	SCL	$\overline{INT}$		4	$\mu$ s
$t_{pv}$	Output data valid	SCL	P7–P0		400	ns
$t_{ps}$	Input data setup time	P-Port	SCL	0		ns
$t_{ph}$	Input data hold time	P-Port	SCL	300		ns



## 6.9 Typical Characteristics

T<sub>A</sub> = 25°C (unless otherwise noted)




Figure 6-1. Supply Current vs Temperature




Figure 6-2. Standby Supply Current vs Temperature




Figure 6-3. Supply Current vs Rise and Fall Times (t<sub>r</sub>)




Figure 6-4. Supply Current vs Supply Voltage




Figure 6-5. I/O Sink Current vs Output Low Voltage (V<sub>CCP</sub> = 1.65 V)






Figure 6-6. I/O Sink Current vs Output Low Voltage (V<sub>CCP</sub> = 1.8 V)

## 6.9 Typical Characteristics (continued)


$T_A = 25^\circ\text{C}$  (unless otherwise noted)




6-7. I/O Sink Current vs Output Low Voltage ( $V_{CCP} = 2.5\text{ V}$ )




6-8. I/O Sink Current vs Output Low Voltage ( $V_{CCP} = 3.3\text{ V}$ )




6-9. I/O Sink Current vs Temperature ( $V_{CCP} = 3.6\text{ V}$ )



6-10. I/O Low Voltage vs Temperature




6-11. I/O Source Current vs Output High Voltage ( $V_{CCP} = 1.65\text{ V}$ )




6-12. I/O Source Current vs Output High Voltage ( $V_{CCP} = 1.8\text{ V}$ )

## 6.9 Typical Characteristics (continued)


$T_A = 25^\circ\text{C}$  (unless otherwise noted)




**图 6-13. I/O Source Current vs Output High Voltage ( $V_{CCP} = 2.5$  V)**



**图 6-14. I/O Source Current vs Output High Voltage ( $V_{CCP} = 3.3$  V)**




**图 6-15. I/O Source Current vs Output High Voltage ( $V_{CCP} = 3.6$  V)**




**图 6-16. I/O High Voltage vs Temperature**

## 7 Parameter Measurement Information



SDA LOAD CONFIGURATION




VOLTAGE WAVEFORMS


BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2	Input register port data

- A.  $C_L$  includes probe and jig capacitance.  $t_{ocf}$  is measured with  $C_L$  of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.

### 7-1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms




INTERRUPT LOAD CONFIGURATION




- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.


7-2. Interrupt Load Circuit and Voltage Waveforms



P-PORT LOAD CONFIGURATION





WRITE MODE ( $R/\bar{W} = 0$ )



READ MODE ( $R/\bar{W} = 1$ )

- A.  $C_L$  includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from  $0.7 \times V_{CC}$  on SCL to 50% I/O ( $P_n$ ) output.
- C. All inputs are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.

7-3. P-Port Load Circuit and Timing Waveforms



- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r/t_f \leq 30\text{ ns}$ .
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.

7-4. Reset Load Circuits and Voltage Waveforms

## 8 Detailed Description

### 8.1 Overview

The bidirectional voltage-level translation in the TCA6408A-Q1 is provided through  $V_{CCI}$ .  $V_{CCI}$  must be connected to the  $V_{CC}$  of the external SCL/SDA lines. This indicates the  $V_{CC}$  level of the I<sup>2</sup>C bus to the TCA6408A-Q1. The voltage level on the P-port of the TCA6408A-Q1 is determined by  $V_{CCP}$ .

The TCA6408A-Q1 consists of one 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) Register. At power on, the I/Os are configured as inputs. However, the system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output Register. The polarity of the Input Port Register can be inverted with the Polarity Inversion Register. All registers can be read by the system controller.

The system controller can reset the TCA6408A-Q1 in the event of a timeout or other improper operation by asserting a low in the  $\overline{\text{RESET}}$  input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. The  $\overline{\text{RESET}}$  pin causes the same reset/initialization to occur without depowering the part.

The TCA6408A-Q1 open-drain interrupt ( $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port Register state and is used to indicate to the system controller that an input state has changed.


$\overline{\text{INT}}$  can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA6408A-Q1 can remain a simple target device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I<sup>2</sup>C address and allow up to two devices to share the same I<sup>2</sup>C bus or SMBus.



## 8.2 Functional Block Diagrams




Copyright © 2016, Texas Instruments Incorporated

All pin numbers shown are for the PW package.

All I/Os are set to inputs at reset.

**8-1. Logic Diagram (Positive Logic)**



Copyright © 2016, Texas Instruments Incorporated

On power up or reset, all registers return to default values.

**8-2. Simplified Schematic of P0 to P7**

## 8.3 Feature Description

### 8.3.1 Voltage Translation

表 8-1 shows some common supply voltage options for voltage translation between the I<sup>2</sup>C bus and the P-ports of the TCA6408A-Q1.

**表 8-1. Voltage Translation**

$V_{CCI}$ (SCL AND SDA OF I <sup>2</sup> C CONTROLLER) (V)	$V_{CCP}$ (P-PORT) (V)
1.8	1.8
1.8	2.5
1.8	3.3
2.5	1.8
2.5	2.5
2.5	3.3
3.3	1.8
3.3	2.5
3.3	3.3

### 8.3.2 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 3.6 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin must not exceed the recommended levels for proper operation.

### 8.3.3 Interrupt Output ( $\overline{INT}$ )

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{IV}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or when data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

The  $\overline{INT}$  output has an open-drain structure and requires pull-up resistor to  $V_{CCP}$  or  $V_{CCI}$ , depending on the application.  $\overline{INT}$  must be connected to the voltage source of the device that requires the interrupt information.

### 8.3.4 Reset Input ( $\overline{RESET}$ )

The  $\overline{RESET}$  input can be asserted to initialize the system while keeping the  $V_{CCP}$  at its operating level. A reset can be accomplished by holding the  $\overline{RESET}$  pin low for a minimum of  $t_W$ . The TCA6408A-Q1 registers and I<sup>2</sup>C/SMBus state machine are changed to their default state when  $\overline{RESET}$  is low (0). When  $\overline{RESET}$  is high (1), the I/O levels at the P-port can be changed externally or through the controller. This input requires a pull-up resistor to  $V_{CCI}$ , if no active connection is used. It is not recommended to assert the  $\overline{RESET}$  pin during communication with the TCA6408A-Q1. Assertion of  $\overline{RESET}$  during communication can result in data corruption.

## 8.4 Device Functional Modes

### 8.4.1 Power-On Reset (POR)

When power (from 0 V) is applied to  $V_{CCP}$ , an internal power-on reset holds the TCA6408A-Q1 in a reset condition until  $V_{CCP}$  has reached  $V_{PORR}$ . At that time, the reset condition is released, and the TCA6408A-Q1 registers and I<sup>2</sup>C/SMBus state machine initialize to their default states. After that,  $V_{CCP}$  must be lowered to below  $V_{PORF}$  and back up to the operating voltage for a power-reset cycle.

### 8.4.2 Powered-Up

When power has been applied to both  $V_{CCP}$  and  $V_{CCI}$  and a POR has taken place, the device is in a functioning mode. The device is always ready to receive new requests via the I<sup>2</sup>C bus.

## 8.5 Programming


### 8.5.1 I<sup>2</sup>C Interface

The TCA6408A-Q1 has a standard bidirectional I<sup>2</sup>C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I<sup>2</sup>C bus has a specific device address to differentiate between other target devices that are on the same I<sup>2</sup>C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. (For further details, see the application report, *I<sup>2</sup>C Pull-up Resistor Calculation* (SLVA689)). Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition. See [§ 8-3](#) and [§ 8-4](#).

The following is the general procedure for a controller to access a target device:

1. If a controller wants to send data to a target:
  - Controller-transmitter sends a START condition and addresses the target-receiver.
  - Controller-transmitter sends data to target-receiver.
  - Controller-transmitter terminates the transfer with a STOP condition.
2. If a controller wants to receive or read data from a target:
  - Controller-receiver sends a START condition and addresses the target-transmitter.
  - Controller-receiver sends the requested register to read to target-transmitter.
  - Controller-receiver receives data from the target-transmitter.
  - Controller-receiver terminates the transfer with a STOP condition.



**§ 8-3. Definition of Start and Stop Conditions**




图 8-4. Bit Transfer

表 8-2 shows the interface definition for the TCA6408A-Q1 device.

表 8-2. Interface Definition

BYTE	BIT							
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C target address	L	H	L	L	L	L	ADDR	R/ $\bar{W}$
I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0

## 8.5.2 Bus Transactions

Data must be sent to and received from the target devices, and this is accomplished by reading from or writing to registers in the target device.

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.

While it is common to have registers in I<sup>2</sup>C targets, note that not all target devices will have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the target address, instead of addressing a register. An example of a single-register device is an 8-bit I<sup>2</sup>C switch, which is controlled via I<sup>2</sup>C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the controller merely writes the register data after the target address, skipping the register number.


### 8.5.2.1 Writes

To write on the I<sup>2</sup>C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/  $\bar{W}$  bit) set to 0, which signifies a write. After the target sends the acknowledge bit, the controller then sends the register address of the register to which it wishes to write. The target will acknowledge again, letting the controller know it is ready. After this, the controller starts sending the register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

图 8-5 and 图 8-6 show an example of writing a single byte to a target register.


- Controller controls SDA line
- Target controls SDA line

Write to one register in a device



**8-5. Write to Register**

- Controller controls SDA line
- Target controls SDA line



**8-6. Write to the Polarity Inversion Register**

### 8.5.2.2 Reads

Reading from a target is very similar to writing, but requires some additional steps. In order to read from a target, the controller must first instruct the target which register it wishes to read from. This is done by the controller starting off the transmission in a similar fashion as the write, by sending the address with the R/  $\overline{W}$  bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the target acknowledges this register address, the controller sends a START condition again, followed by the target address with the R/  $\overline{W}$  bit set to 1 (signifying a read). This time, the target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. When the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

Read transactions that are performed without writing to the address of the device and simply supply the command byte will result in a NACK.

Figure 8-7 and Figure 8-8 show an example of reading a single byte from a target register.

- Controller controls SDA line
- Target controls SDA line

#### Read from one register in a device





Figure 8-7. Read from Register



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port Register).


- B. This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from P-port (see [Figure 8-7](#)).

### Figure 8-8. Read from Input Port Register

## 8.6 Register Map

### 8.6.1 Device Address

The address of the TCA6408A-Q1 is shown in [Figure 8-9](#).



### Figure 8-9. TCA6408A-Q1 Address

[Table 8-3](#) shows the TCA6408A-Q1 address reference.


**Table 8-3. Address Reference**

ADDR	I <sup>2</sup> C BUS TARGET ADDRESS
L	32 (decimal), 20 (hexadecimal)
H	33 (decimal), 21 (hexadecimal)

The last bit of the target address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

### 8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte (see [Table 8-4](#)), which is stored in the Control Register in the TCA6408A-Q1. Two bits of this data byte state both the operation (read or write) and the internal registers (Input, Output, Polarity Inversion, or Configuration) that is affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission. See [Figure 8-10](#).



### Figure 8-10. Control Register Bits

**Table 8-4. Command Byte**

CONTROL REGISTER BITS								COMMAND BYTE (HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT
B7	B6	B5	B4	B3	B2	B1	B0				
0	0	0	0	0	0	0	0	00	Input Port	Read byte	xxxx xxxx
0	0	0	0	0	0	0	1	01	Output Port	Read/write byte	1111 1111
0	0	0	0	0	0	1	0	02	Polarity Inversion	Read/write byte	0000 0000
0	0	0	0	0	0	1	1	03	Configuration	Read/write byte	1111 1111



### 8.6.3 Register Descriptions

The Input Port Register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration Register. They act only on read operation. Writes to this register have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port Register will be accessed next. See [表 8-5](#).

**表 8-5. Register 0 (Input Port Register)**

BIT	I-7	I-6	I-5	I-4	I-3	I-2	I-1	I-0
DEFAULT	X	X	X	X	X	X	X	X

The Output Port Register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration Register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value. See [表 8-6](#).

**表 8-6. Register 1 (Output Port Register)**

BIT	O-7	O-6	O-5	O-4	O-3	O-2	O-1	O-0
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion Register (register 2) allows polarity inversion of pins defined as inputs by the Configuration Register. If a bit in this register is set (written with 1), the polarity of the corresponding port pin is inverted. If a bit in this register is cleared (written with a 0), the original polarity of the corresponding port pin is retained. See [表 8-7](#).

**表 8-7. Register 2 (Polarity Inversion Register)**

BIT	N-7	N-6	N-5	N-4	N-3	N-2	N-1	N-0
DEFAULT	0	0	0	0	0	0	0	0

The Configuration Register (register 3) configures the direction of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output. See [表 8-8](#).

**表 8-8. Register 3 (Configuration Register)**

BIT	C-7	C-6	C-5	C-4	C-3	C-2	C-1	C-0
DEFAULT	1	1	1	1	1	1	1	1

## 9 Application and Implementation

---

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---


### 9.1 Application Information

Applications of the TCA6408A-Q1 has this device connected as a target to an I<sup>2</sup>C controller (processor), and the I<sup>2</sup>C bus may contain any number of other target devices. The TCA6408A-Q1 is in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

A typical application of the TCA6408A-Q1 operates with a lower voltage on the controller side ( $V_{CC1}$ ), and a higher voltage on the P-port side ( $V_{CCP}$ ). The P-ports can be configured as outputs connected to inputs of devices such as enable, reset, power select, the gate of a switch, and LEDs. The P-ports can also be configured as inputs to receive data from interrupts, alarms, status outputs, or push buttons.

## 9.2 Typical Application

Figure 9-1 shows an application in which the TCA6408A-Q1 can be used.



- A. Device address configured as 0100000 for this example.
- B. P0 and P2–P4 are configured as inputs.
- C. P1 and P5–P7 are configured as outputs.
- D. Resistors are required for inputs (on P-port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P-port) do not need pull-up resistors.

Figure 9-1. Typical Application Schematic

### 9.2.1 Design Requirements

#### 9.2.1.1 Calculating Junction Temperature and Power Dissipation

When designing with the TCA6408A-Q1, it is important that the [セクション 6.3](#) not be violated. Many of the parameters of this device are rated based on junction temperature. So junction temperature must be calculated in order to verify that safe operation of the device is met. The basic equation for junction temperature is shown in [式 1](#).

$$T_j = T_A + (\theta_{JA} \times P_d) \quad (1)$$

$\theta_{JA}$  is the standard junction to ambient thermal resistance measurement of the package, as seen in [セクション 6.4](#) table.  $P_d$  is the total power dissipation of the device, and the approximation is shown in [式 2](#).

$$P_d \approx (I_{CC\_STATIC} \times V_{CC}) + \sum P_{d\_PORT\_L} + \sum P_{d\_PORT\_H} \quad (2)$$

[式 2](#) is the approximation of power dissipation in the device. The equation is the static power plus the summation of power dissipated by each port (with a different equation based on if the port is outputting high, or outputting low. If the port is set as an input, then power dissipation is the input leakage of the pin multiplied by the voltage on the pin). Note that this ignores power dissipation in the  $\overline{INT}$  and SDA pins, assuming these transients to be small. They can easily be included in the power dissipation calculation by using [式 3](#) to calculate the power dissipation in  $\overline{INT}$  or SDA while they are pulling low, and this gives maximum power dissipation.

$$P_{d\_PORT\_L} = (I_{OL} \times V_{OL}) \quad (3)$$

[式 3](#) shows the power dissipation for a single port which is set to output low. The power dissipated by the port is the  $V_{OL}$  of the port multiplied by the current it is sinking.


$$P_{d\_PORT\_H} = (I_{OH} \times (V_{CC} - V_{OH})) \quad (4)$$

[式 4](#) shows the power dissipation for a single port which is set to output high. The power dissipated by the port is the current sourced by the port multiplied by the voltage drop across the device (difference between  $V_{CC}$  and the output voltage).

### 9.2.1.2 Minimizing $I_{CC}$ When I/O is Used to Control LEDs

When the I/Os are used to control LEDs, normally they are connected to  $V_{CC}$  through a resistor as shown in [図 9-1](#). The LED acts as a diode, so when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in the [セクション 6.5](#) table shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . Designs that must minimize current consumption, such as battery power applications, must consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off.

[図 9-2](#) shows a high-value resistor in parallel with the LED. [図 9-3](#) shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply current consumption when the LED is off.



**図 9-2. High-Value Resistor in Parallel With LED**




图 9-3. Device Supplied by a Low Voltage

### 9.2.2 Detailed Design Procedure

The pull-up resistors,  $R_p$ , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all targets on the I<sup>2</sup>C bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL(max)}$ , and  $I_{OL}$  as shown in 式 5.


$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}} \quad (5)$$

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL} = 400$  kHz) and bus capacitance,  $C_b$  as shown in 式 6.

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \quad (6)$$

The maximum bus capacitance for an I<sup>2</sup>C bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA6408A-Q1,  $C_i$  for SCL or  $C_{IO}$  for SDA, the capacitance of wires, connections, traces, and the capacitance of additional targets on the bus.

### 9.2.3 Application Curves




## 9.3 Power Supply Recommendations

### 9.3.1 Power-On Reset Requirements


In the event of a glitch or data corruption, TCA6408A-Q1 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

Ramping up the device  $V_{CCP}$  before  $V_{CCI}$  is recommended to prevent SDA from potentially being stuck LOW.

The two types of power-on reset are shown in [Figure 9-6](#) and [Figure 9-7](#).



**Figure 9-6.  $V_{CCP}$  is Lowered Below 0.2 V and then Ramped Up to  $V_{CCP}$**



**Figure 9-7.  $V_{CCP}$  is Lowered Below the POR Threshold, then Ramped Back Up to  $V_{CCP}$**


[Table 9-1](#) specifies the performance of the power-on reset feature for TCA6408A-Q1 for both types of power-on reset.

**Table 9-1. Recommended Supply Sequencing and Ramp Rates at  $T_A = 25^\circ\text{C}$ <sup>(1)</sup>**

PARAMETER			MIN	TYP	MAX	UNIT
$t_{FT}$	Fall rate	See <a href="#">Figure 9-6</a>	0.1		2000	ms
$t_{RT}$	Rise rate	See <a href="#">Figure 9-6</a>	0.1		2000	ms
$t_{RR\_GND}$	Time to re-ramp (when $V_{CCP}$ drops to GND)	See <a href="#">Figure 9-6</a>	1			$\mu\text{s}$
$t_{RR\_POR50}$	Time to re-ramp (when $V_{CCP}$ drops to $V_{POR\_MIN} - 50\text{ mV}$ )	See <a href="#">Figure 9-7</a>	1			$\mu\text{s}$
$V_{CCP\_GH}$	Level that $V_{CCP}$ can glitch down from $V_{CCP}$ , but not cause a functional disruption when $t_{VCCP\_GW} = 1\ \mu\text{s}$	See <a href="#">Figure 9-8</a>			1.2	V
$V_{CCP\_MV}$	The minimum voltage that VCC can glitch down to without causing a reset ( $V_{CC\_GH}$ must not be violated)	See <a href="#">Figure 9-8</a>	1.5			V
$t_{VCCP\_GW}$	Glitch width that does not cause a functional disruption when $t_{VCCP\_GH} = 0.5 \times V_{CCx}$	See <a href="#">Figure 9-8</a>			10	$\mu\text{s}$
$V_{PORF}$	Voltage trip point of POR on falling $V_{CCP}$		0.6	1		V
$V_{PORR}$	Voltage trip point of POR on rising $V_{CCP}$			1.2	1.5	V


(1) Not tested. Specified by design.

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width ( $t_{V_{CCP\_GW}}$ ) and height ( $V_{CCP\_GH}$ ) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. 図 9-8 and 表 9-1 provide more information on how to measure these specifications.



**图 9-8. Glitch Width and Glitch Height**

$V_{POR}$  is critical to the power-on reset.  $V_{PORR} / V_{PORF}$  is the voltage level at which the reset condition is released/ asserted and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to the default states (upon a release of a reset condition). The voltage that the device has a reset condition asserted or released differs based on whether  $V_{CCP}$  is being lowered to or from 0. 图 9-9 and 表 9-1 provide more details on this specification.



**图 9-9. Power On Reset**

## 9.4 Layout

### 9.4.1 Layout Guidelines


For printed circuit board (PCB) layout of the TCA6408A-Q1, common PCB layout practices must be followed, but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the  $V_{CC1}$  and  $V_{CCP}$  pins, using a larger capacitor to provide

additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA6408A-Q1 as possible. These best practices are shown in [セクション 9.4.2](#).

For the layout example provided in [セクション 9.4.2](#), it is possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CCI}$  and  $V_{CCP}$ ) and ground (GND). However, a 4-layer board is preferable for boards with higher density signal routing. On a 4-layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to  $V_{CCI}$ ,  $V_{CCP}$ , or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in [セクション 9.4.2](#).

### 9.4.2 Layout Example



☒ 9-10. Example Layout (PW Package)



## 10 Device and Documentation Support

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 商標

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.3 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.4 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA6408AQPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6408AQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TCA6408A-Q1 :**

- Catalog : [TCA6408A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA6408AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA6408AQPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated