

TCAN1046-Q1 車載用、フォルト保護、デュアル CAN FD トランシーバ、スタンバイ・モード付き

1 特長

- AEC-Q100: 車載アプリケーション認定済み
 - 温度グレード 1: $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$, T_A
- モード制御を備えた 2 つの独立した高速 CAN FD トランシーバ
- ISO 11898-2:2016 および ISO 11898-5:2007 物理層規格の要件に適合
- Classical CAN のサポートと最適化された CAN FD 性能 (2、5、8Mbps)
 - 短く対称的な伝搬遅延時間によりタイミング・マージンを強化
 - 負荷のある CAN ネットワークでより高いデータ・レートを実現
- の I/O 電圧範囲は 1.7V~5.5V をサポート
 - 1.8V、2.5V、3.3V、5V のアプリケーションをサポート
- 保護機能:
 - バス・フォルト保護: $\pm 58\text{V}$
 - 低電圧保護
 - TXD ドミナント・タイムアウト (DTO)
 - 最低 9.2kbps のデータ・レート
 - サーマル・シャットダウン保護 (TSD)
- 動作モード:
 - 通常モード
 - リモート・ウェイクアップ要求をサポートする、低消費電力スタンバイ・モード
- 電源非接続時の最適化された挙動
 - バスおよびロジック端子は高インピーダンス (動作中のバスやアプリケーションに対して無負荷)
 - 活線挿抜対応: バスおよび RXD 出力において電源オン / オフ時のグリッチのない動作
- 接合部温度範囲: $-40^{\circ}\text{C} \sim 150^{\circ}\text{C}$
- レシーバの同相入力電圧: $\pm 12\text{V}$
- SOIC (14) パッケージ、自動光学検査 (AOI) 性能を向上させたリードレス VSON (14) パッケージ (4.5mm \times 3.0mm) で供給

2 アプリケーション

- 車両および輸送システム
 - 車体制御モジュール
 - 車載ゲートウェイ
 - 先進運転支援システム (ADAS)
 - インフォテインメント

3 概要

TCAN1046-Q1 (TCAN1046) は、ISO 11898-2:2016 高速 CAN (Controller Area Network) 仕様の物理層要件を満たすデュアル高速 CAN トランシーバです。


TCAN1046 は Classical CAN ネットワークおよび最高 8 メガビット/秒 (Mbps) の CAN FD ネットワークの両方に対応しています。このデバイスには 2 つの CAN FD チャンネルがあり、独立した電源 (V_{CC1} と V_{CC2}) とモード制御 (STB1 ピンと STB2 ピン) を備えているため、各 CAN チャンネルは完全に独立して動作できます。各チャンネルが互いに独立して動作できることは、冗長性が要求されるアプリケーションや、システム障害時にバックアップとして追加の CAN FD チャンネルが動作する必要があるアプリケーションにおいて重要です。

TCAN1046 は、サーマル・シャットダウン (TSD)、TXD ドミナント・タイムアウト (DTO)、最高 $\pm 58\text{V}$ のバス・フォルト保護を含む多くの保護および診断機能も備えています。

製品情報

部品番号	パッケージ (1)	本体サイズ (公称)
TCAN1046-Q1	VSON (DMT) (14)	4.50mm \times 3.00mm
	SOIC (D) (14)	8.95mm \times 3.91mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図



Table of Contents

1 特長	1	8.2 Functional Block Diagram	14
2 アプリケーション	1	8.3 Feature Description	15
3 概要	1	8.4 Device Functional Modes	18
4 Revision History	2	9 Application and Implementation	22
5 Pin Configuration and Functions	3	9.1 Application Information.....	22
Pin Functions.....	3	9.2 Typical Application.....	22
6 Specifications	4	10 Power Supply Recommendations	24
6.1 Absolute Maximum Ratings.....	4	11 Layout	25
6.2 ESD Ratings.....	4	11.1 Layout Guidelines.....	25
6.3 Recommended Operating Conditions.....	4	11.2 Layout Example.....	25
6.4 Thermal Characteristics.....	4	12 Device and Documentation Support	26
6.5 Supply Characteristics.....	5	12.1 Receiving Notification of Documentation Updates.....	26
6.6 Dissipation Ratings.....	5	12.2 サポート・リソース.....	26
6.7 Electrical Characteristics.....	5	12.3 Trademarks.....	26
6.8 Switching Characteristics.....	7	12.4 Electrostatic Discharge Caution.....	26
6.9 Typical Characteristics.....	9	12.5 Glossary.....	26
7 Parameter Measurement Information	10	13 Mechanical, Packaging, and Orderable Information	26
8 Detailed Description	13		
8.1 Overview.....	13		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (March 2020) to Revision A (September 2020)	Page
• データシートの最初の公開リリース.....	1

5 Pin Configuration and Functions




FIG 5-1. D Package TCAN1046-Q1, 14 Pin SOIC, Top View




FIG 5-2. DMT Package TCAN1046-Q1, 14 Pin VSON, Top View

Pin Functions

Pins		Type	Description
Name	No.		
TXD1	1	Digital Input	CAN transmit data input 1, integrated pull-up
GND1	2	GND1	Ground connection, transceiver 1
V _{CC1}	3	Supply	5-V supply voltage, transceiver 1
RXD1	4	Digital Output	CAN receive data output 1, tri-state when V _{CC} < UV _{VCC}
TXD2	5	Digital Input	CAN transmit data input 2, integrated pull-up
GND2	6	GND2	Ground connection, transceiver 2
V _{CC2}	7	Supply	5-V supply voltage, transceiver 2
RXD2	8	Digital Output	CAN receive data output 2, tri-state when V _{CC} < UV _{VCC}
CANL2	9	Bus IO	Low-level CAN bus 2 input/output line
CANH2	10	Bus IO	High-level CAN bus 2 input/output line
STB2	11	Digital Input	Standby input 2 for mode control, integrated pull-up
CANL1	12	Bus IO	Low-level CAN bus 1 input/output line
CANH1	13	Bus IO	High-level CAN bus 1 input/output line
STB1	14	Digital Input	Standby input 1 for mode control, integrated pull-up
Thermal Pad (VSON only)		—	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage	-0.3	6	V
V_{BUS}	CAN Bus IO voltage CANH1, CANL1 & CANH2, CANL2	-58	58	V
V_{DIFF}	Max differential voltage between CANH1, CANL1 & CANH2, CANL2	-45	45	V
V_{Logic_Input}	Logic input terminal voltage	-0.3	6	V
V_{RXD}	RXD output terminal voltage range (V_{RXD1}, V_{RXD2})	-0.3	6	V
$I_{O(RXD)}$	RXD output current (I_{ORXD1}, I_{ORXD2})	-8	8	mA
T_J	Operating virtual junction temperature range	-40	150	°C
T_{STG}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential IO bus voltages, are with respect to ground terminal.

6.2 ESD Ratings

				VALUE	UNIT
V _{ESD}	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	HBM classification level 3A for all pins	±3000	V
			HBM classification level 3B for global pins CANH & CANL	±10000	V
		Charged-device model (CDM), per AEC Q100-011 CDM classification level C5 for all pins		±750	V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage	4.5	5	5.5	V
$I_{OH(RXD)}$	RXD terminal high level output current – $I_{OH(RXD1)}$ & $I_{OH(RXD2)}$	-2			mA
$I_{OL(RXD)}$	RXD terminal low level output current – $I_{OL(RXD1)}$ & $I_{OL(RXD2)}$			2	mA
T_A	Operating ambient temperature	-40		125	°C

6.4 Thermal Characteristics

THERMAL METRIC ⁽¹⁾		TCAN1046-Q1		UNIT
		D (SOIC)	DMT (VSON)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70.6	35.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.4	38.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.0	13.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	5.0	1.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	32.6	13.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	–	3.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Supply Characteristics

Over recommended operating conditions with $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{CC}	Supply current Normal mode Per transceiver	Dominant	TXD = 0 V, STB = 0 V, $R_L = 60\ \Omega$, C_L = open See 7-1		45	70	mA
			TXD = 0 V, STB = 0 V, $R_L = 50\ \Omega$, C_L = open See 7-1		49	80	mA
		Recessive	TXD = V_{CC} , STB = 0 V, $R_L = 50\ \Omega$, C_L = open See 7-1		4.5	7.5	mA
		Dominant with bus fault	TXD = 0 V, STB = 0 V, CANH = CANL = $\pm 25\ \text{V}$, R_L = open, C_L = open See 7-1			130	mA
I_{CC}	Supply current Standby mode Per transceiver		TXD = STB = V_{CC} , $R_L = 50\ \Omega$, C_L = open See 7-1			14.5	μA
UV_{VCC}	Rising under voltage detection on V_{CC} for protected mode				4.2	4.4	V
UV_{VCC}	Falling under voltage detection on V_{CC} for protected mode			3.5	4	4.25	V

6.6 Dissipation Ratings

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
P_D	Average power dissipation Normal mode Per transceiver		$V_{CC} = 5\ \text{V}$, $T_J = 27^{\circ}\text{C}$, $R_L = 60\ \Omega$, TXD input = 250 kHz 50% duty cycle squarewave, $C_{L_RXD} = 15\ \text{pF}$		110		mW
			$V_{CC} = 5\ \text{V}$, $T_J = 27^{\circ}\text{C}$, $R_L = 60\ \Omega$, TXD input = 250 kHz 50% duty cycle squarewave, $C_{L_RXD} = 15\ \text{pF}$		110		mW
			$V_{CC} = 5\ \text{V}$, $T_J = 27^{\circ}\text{C}$, $R_L = 60\ \Omega$, TXD input = 250 kHz 50% duty cycle squarewave, $C_{L_RXD} = 15\ \text{pF}$		110		mW
			$V_{CC} = 5.5\ \text{V}$, $T_A = 125^{\circ}\text{C}$, $R_L = 60\ \Omega$, TXD input = 2.5 MHz 50% duty cycle squarewave, $C_{L_RXD} = 15\ \text{pF}$		120		mW
			$V_{CC} = 5.5\ \text{V}$, $T_A = 125^{\circ}\text{C}$, $R_L = 60\ \Omega$, TXD input = 2.5 MHz 50% duty cycle squarewave, $C_{L_RXD} = 15\ \text{pF}$		120		mW
			$V_{CC} = 5.5\ \text{V}$, $T_A = 125^{\circ}\text{C}$, $R_L = 60\ \Omega$, TXD input = 2.5 MHz 50% duty cycle squarewave, $C_{L_RXD} = 15\ \text{pF}$		120		mW
T_{TSD}	Thermal shutdown temperature ⁽¹⁾			170	192	205	$^{\circ}\text{C}$
T_{TSD_HYS}	Thermal shutdown hysteresis				10		

(1) Specified by design

6.7 Electrical Characteristics

Over recommended operating conditions with $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted); CAN electrical parameters apply to both channels

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver Electrical Characteristics							
V _{O(DOM)}	Dominant output voltage Normal mode	CANH	TXD = 0 V, STB = 0 V , 50 Ω ≤ R _L ≤ 65 Ω, C _L = open, R _{CM} = open See 7-2 and 8-3 ,	2.75		4.5	V
		CANL		0.5		2.25	V
V _{O(REC)}	Recessive output voltage Normal mode	CANH and CANL	TXD = V _{CC} , STB = 0 V , R _L = open (no load), R _{CM} = open See 7-2 and 8-3	2	0.5 V _{CC}	3	V
V _{SYM}	Driver symmetry (V _{O(CANH)} + V _{O(CANL)})/V _{CC}		STB = 0 V , R _L = 60 Ω, C _{SPLIT} = 4.7 nF, C _L = open, R _{CM} = open, TXD = 250 kHz, 1 MHz, 2.5 MHz See 7-2 and 9-2	0.9		1.1	V/V

6.7 Electrical Characteristics (continued)

Over recommended operating conditions with $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted); CAN electrical parameters apply to both channels

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SYM_DC}	DC output symmetry (V _{CC} - V _{O(CANH)} - V _{O(CANL)})		STB = 0 V , R _L = 60 Ω, C _L = open See Figure 7-2 and Figure 8-3	-400		400	mV
V _{OD(DOM)}	Differential output voltage Normal mode Dominant	CANH - CANL	TXD = 0 V, STB = 0 V , 50 Ω ≤ R _L ≤ 65 Ω, C _L = open See Figure 7-2 and Figure 8-3	1.5		3	V
			TXD = 0 V, STB = 0 V , 45 Ω ≤ R _L ≤ 70 Ω, C _L = open See Figure 7-2 and Figure 8-3	1.4		3.3	V
			TXD = 0 V, STB = 0 V , R _L = 2240 Ω, C _L = open See Figure 7-2 and Figure 8-3	1.5		5	V
V _{OD(REC)}	Differential output voltage Normal mode Recessive	CANH - CANL	TXD = V _{CC} , STB = 0 V , R _L = 60 Ω, C _L = open See Figure 7-2 and Figure 8-3	-120		12	mV
			TXD = V _{CC} , STB = 0 V , R _L = open, C _L = open See Figure 7-2 and Figure 8-3	-50		50	mV
V _{O(STB)}	Bus output voltage Standby mode	CANH	STB = V _{CC} , R _L = open (no load) See Figure 7-2 and Figure 8-3	-0.1		0.1	V
		CANL		-0.1		0.1	V
		CANH - CANL		-0.2		0.2	V
I _{OS(SS_DOM)}	Short-circuit steady-state output current, dominant Normal mode	STB = 0 V , V _(CANH) = -15 V to 40 V, CANL = open, TXD = 0 V See Figure 7-7 and Figure 8-3		-115			mA
		STB = 0 V , V _(CAN_L) = -15 V to 40 V, CANH = open, TXD = 0 V See Figure 7-7 and Figure 8-3				115	mA
I _{OS(SS_REC)}	Short-circuit steady-state output current, recessive Normal mode	STB = 0 V , -27 V ≤ V _{BUS} ≤ 32 V, where V _{BUS} = CANH = CANL, TXD = V _{CC} See Figure 7-7 and Figure 8-3		-5		5	mA
Receiver Electrical Characteristics							
V _{IT}	Input threshold voltage Normal mode		STB = 0 V , -12 V ≤ V _{CM} ≤ 12 V See Figure 7-3 , Figure 7-3 , and Table 8-5	500		900	mV
V _{IT(STB)}	Input threshold Standby mode		STB = V _{CC} See Table 8-5	400		1150	mV
V _{DOM}	Dominant state differential input voltage range Normal mode		STB = 0 V , -12 V ≤ V _{CM} ≤ 12 V See Figure 7-3 , and Table 8-5	0.9		9	V
V _{REC}	Recessive state differential input voltage range Normal mode		STB = 0 V , -12 V ≤ V _{CM} ≤ 12 V See Figure 7-3 , and Table 8-5	-4		0.5	V
V _{DOM(STB)}	Dominant state differential input voltage range Standby mode		STB = V _{CC} , -12 V ≤ V _{CM} ≤ 12 V See Table 8-5	1.15		9	V
V _{REC(STB)}	Recessive state differential input voltage range Standby mode		STB = V _{CC} , -12 V ≤ V _{CM} ≤ 12 V See Table 8-5	-4		0.4	V
V _{HYS}	Hysteresis voltage for input threshold Normal mode		STB = 0 V , -12 V ≤ V _{CM} ≤ 12 V See Figure 7-3 , and Table 8-5		100		mV
V _{CM}	Common mode range Normal and standby modes		See Figure 7-3 and Table 8-5	-12		12	V
I _{LKG(OFF)}	Unpowered bus input leakage current		CANH = CANL = 5 V, V _{CC} = GND			5	μA
C _I	Input capacitance to ground (CANH or CANL)		TXD = V _{CC}			20	pF
C _{ID}	Differential input capacitance					10	pF
R _{ID}	Differential input resistance		TXD = V _{CC} , STB = 0 V , -12 V ≤ V _{CM} ≤ 12 V	40		90	kΩ
R _{IN}	Single ended input resistance (CANH or CANL)			20		45	kΩ
R _{IN(M)}	Input resistance matching [1 - (R _{IN(CANH)} / R _{IN(CANL)})] × 100 %		V _(CAN_H) = V _(CAN_L) = 5 V	-1		1	%
TXD Terminal (CAN Transmit Data Input)							
V _{IH}	High-level input voltage			0.7 V _{CC}			V

6.7 Electrical Characteristics (continued)

Over recommended operating conditions with $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted); CAN electrical parameters apply to both channels

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Low-level input voltage				$0.3 V_{CC}$	V
I_{IH}	High-level input leakage current	$\text{TXD} = V_{CC} = 5.5 \text{ V}$	-2.5	0	1	μA
I_{IL}	Low-level input leakage current	$\text{TXD} = 0 \text{ V}, V_{CC} = 5.5 \text{ V}$	-200	-100	-20	μA
$I_{LKG(OFF)}$	Unpowered leakage current	$\text{TXD} = 5.5 \text{ V}, V_{CC} = 0 \text{ V}$	-1	0	1	μA
C_1	Input Capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 \text{ V}$		5		pF
RXD Terminal (CAN Receive Data Output)						
V_{OH}	High-level output voltage	$I_O = -2 \text{ mA}$, See 7-3	$0.8 V_{CC}$			V
V_{OL}	Low-level output voltage	$I_O = +2 \text{ mA}$, See 7-3			$0.2 V_{CC}$	V
$I_{LKG(OFF)}$	Unpowered leakage current	$\text{RXD} = 5.5 \text{ V}, V_{CC} = 0 \text{ V}$	-1	0	1	μA
STB Terminal (Standby Mode Input)						
V_{IH}	High-level input voltage		$0.7 V_{CC}$			V
V_{IL}	Low-level input voltage				$0.3 V_{CC}$	V
I_{IH}	High-level input leakage current	$V_{CC} = \text{STB} = 5.5 \text{ V}$	-2		2	μA
I_{IL}	Low-level input leakage current	$V_{CC} = 5.5 \text{ V}, \text{STB} = 0 \text{ V}$	-20		-2	μA
$I_{LKG(OFF)}$	Unpowered leakage current	$\text{STB} = 5.5 \text{ V}, V_{CC} = 0 \text{ V}$	-1	0	1	μA

6.8 Switching Characteristics

Over recommended operating conditions with $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted); Timing parameters apply to both CAN channels

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switching Characteristics						
t _{PROP(LOOP1)}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Normal mode, R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF See 7-4		125	210	ns
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	Normal mode, R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF See 7-4		150	210	ns
t _{MODE}	Mode change time, from normal to standby or from standby to normal	See 7-5			20	μs
t _{WK_FILTER}	Filter time for a valid wake-up pattern	See 8-5	0.5		1.8	μs
t _{WK_TIMEOUT}	Bus wake-up timeout	See 8-5	0.8		6	ms
Driver Switching Characteristics						
t _{pHR}	Propagation delay time, high TXD to driver recessive (dominant to recessive) ⁽¹⁾	STB = 0 V , R _L = 60 Ω, C _L = 100 pF See 7-2 and 7-6	35	80	115	ns
t _{pLD}	Propagation delay time, low TXD to driver dominant (recessive to dominant) ⁽¹⁾		20	70	120	ns
t _{sk(p)}	Pulse skew (tpHR - tpLD)			20		ns
t _R	Differential output signal rise time			30		ns
t _F	Differential output signal fall time			50		ns
t _{TXD_DTO}	Dominant timeout		1.2		4.0	ms
Receiver Switching Characteristics						
t _{pRH}	Propagation delay time, bus recessive input to high output (dominant to recessive) ⁽¹⁾	STB = 0 V , C _{L(RXD)} = 15 pF See 7-3	40	90	150	ns
t _{pDL}	Propagation delay time, bus dominant input to low output (recessive to dominant) ⁽¹⁾		35	65	140	ns
t _R	RXD output signal rise time			10		ns
t _F	RXD output signal fall time			10		ns
⁽¹⁾ FD Timing Characteristics						


6.8 Switching Characteristics (continued)

Over recommended operating conditions with $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted); Timing parameters apply to both CAN channels

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{BIT(BUS)}}$	Bit time on CAN bus output pins $t_{\text{BIT(TXD)}} = 500 \text{ ns}$	$\text{STB} = 0 \text{ V}$, $R_L = 60 \Omega$, $C_L = 100 \text{ pF}$, $C_{L(\text{RXD})} = 15 \text{ pF}$ $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$ See Figure 7-4	460		510	ns
$t_{\text{BIT(BUS)}}$	Bit time on CAN bus output pins $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		160		210	ns
$t_{\text{BIT(RXD)}}$	Bit time on RXD output pins $t_{\text{BIT(TXD)}} = 500 \text{ ns}$		445		515	ns
$t_{\text{BIT(RXD)}}$	Bit time on RXD output pins $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		145		215	ns
Δt_{REC}	Receiver timing symmetry $t_{\text{BIT(TXD)}} = 500 \text{ ns}$		-35		15	ns
Δt_{REC}	Receiver timing symmetry $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		-35		15	ns


(1) Specified by design and characterization

6.9 Typical Characteristics




Note
 $V_{CC} = 5\text{ V}$ $R_L = 60\ \Omega$

FIG 6-1. $V_{OD(DOM)}$ vs Temperature Transceiver 1 and Transceiver 2




Note
Temp = 25°C $R_L = 60\ \Omega$

FIG 6-2. $V_{OD(DOM)}$ vs V_{CC} Transceiver 1 and Transceiver 2



Note
 $V_{CC} = 5\text{ V}$ Temp = 25°C


FIG 6-3. $V_{OD(DOM)}$ vs Load Transceiver 1 and Transceiver 2





Note
 $V_{CC} = 5\text{ V}$ $R_L = 60\ \Omega$

FIG 6-4. I_{CC} Standby vs Temperature Transceiver 1 and Transceiver 2



7 Parameter Measurement Information



7-1. I_{CC} Test Circuit



7-2. Driver Test Circuit and Measurement



7-3. Receiver Test Circuit and Measurement

表 7-1. Receiver Differential Input Voltage Threshold Test

Input (See 図 7-3)			Output	
V_{CANH}	V_{CANL}	$ V_{ID} $	RXD	
-11.5 V	-12.5 V	1000 mV	Low	V_{OL}
12.5 V	11.5 V	1000 mV		
-8.55 V	-9.45 V	900 mV		
9.45 V	8.55 V	900 mV		
-8.75 V	-9.25 V	500 mV	High	V_{OH}
9.25 V	8.75 V	500 mV		
-11.8 V	-12.2 V	400 mV		
12.2 V	11.8 V	400 mV		
Open	Open	X		




図 7-4. Transmitter and Receiver Timing Test Circuit and Measurement




Figure 7-5. t_{MODE} Test Circuit and Measurement




Figure 7-6. TXD Dominant Timeout Test Circuit and Measurement




Figure 7-7. Driver Short-Circuit Current Test and Measurement

8 Detailed Description


8.1 Overview

The TCAN1046 meets or exceeds the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard. The device has been certified to the requirements of ISO 11898-2:2016 and ISO 11898-5:2007 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceiver provides a number of different protection features making it ideal for the stringent automotive system requirements while also supporting CAN FD data rates up to 8 Mbps.

The TCAN1046 conforms to the following CAN standards:

- CAN transceiver physical layer standards:
 - ISO 11898-2:2016 High speed medium access unit
 - ISO 11898-5:2007 High speed medium access unit with low-power mode
 - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125 kbps
 - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250 kbps
 - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500 kbps
 - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 2 Mbps
 - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500 kbps with CAN FD Data at 5 Mbps
 - ARINC 825-4 General Standardization of CAN (Controller Area Network) Bus Protocol For Airborne Use
- Conformance test requirements:
 - ISO 16845-2 Road vehicles – Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan

8.2 Functional Block Diagram



8-1. Block Diagram

8.3 Feature Description

8.3.1 Pin Description

8.3.1.1 TXD1 and TXD2

TXD1 and TXD2 are the logic-level input signals, referenced to V_{CC} , from a CAN controller to the TCAN1046.

8.3.1.2 GND1 and GND2

GND1 and GND2 are ground pins of the transceiver, both must be connected to the PCB ground.

8.3.1.3 V_{CC1} and V_{CC2}

V_{CC1} and V_{CC2} provide the 5-V nominal power supply input to their respective CAN transceiver.

8.3.1.4 RXD1 and RXD2

RXD1 and RXD2 are the logic-level output signals from the TCAN1046 to a CAN controller.

8.3.1.5 CANH1, CANL1, CANH2, and CANL1

These are the CAN high and CAN low differential bus pins. These pins are connected to the CAN transceiver and the low-voltage WUP CAN receiver.

8.3.1.6 STB1 and STB2 (Standby)

The STB1 and STB2 are input pins used for mode control of the TCAN1046. STB1 and STB2 can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation than the STB pins can be tied directly to GND.



8.3.2 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See [Figure 8-2](#) and [Figure 8-3](#).

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD1, TXD2, RXD1 and RXD2 pins. A recessive bus state occurs when the bus is biased to $V_{CC}/2$ via the high-resistance internal input resistors R_{IN} of the receiver and corresponds to a logic high on the TXD1, TXD2, RXD1 and RXD2 pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1046 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See [Figure 8-2](#) and [Figure 8-3](#).


 **8-2. Bus States**


- A. Normal Mode
B. Standby Mode

 **8-3. Simplified Recessive Common Mode Bias Unit and Receiver**

8.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit, t_{TXD_DTO} , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant timeout. The receiver remains active and biased to $V_{CC}/2$ and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using 式 1.

$$\text{Minimum Data Rate} = 11 \text{ bits} / t_{TXD_DTO} = 11 \text{ bits} / 1.2 \text{ ms} = 9.2 \text{ kbps} \quad (1)$$




FIG 8-4. Example Timing Diagram for TXD Dominant Timeout

8.3.4 CAN Bus Short Circuit Current Limiting

The TCAN1046 has several protection features that limit the short circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short circuit current of a dominant state in case of a system fault. During CAN communication the bus switches between the dominant and recessive states, thus the short circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common mode choke for the CAN design the average power rating, $I_{OS(AVG)}$, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. These ensure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated using 式 2.

$$I_{OS(AVG)} = \% \text{ Transmit} \times [(\% \text{ REC_Bits} \times I_{OS(SS_REC)}) + (\% \text{ DOM_Bits} \times I_{OS(SS_DOM)})] + [\% \text{ Receive} \times I_{OS(SS_REC)}] \quad (2)$$

Where:

- $I_{OS(AVG)}$ is the average short circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
- $I_{OS(SS_REC)}$ is the recessive steady state short circuit current
- $I_{OS(SS_DOM)}$ is the dominant steady state short circuit current

This short circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers V_{CC} supply.

8.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1046 exceeds the thermal shutdown threshold, T_{TSD} , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below T_{TSD} . The CAN bus pins are biased to $V_{CC}/2$ during a TSD fault and the receiver to RXD path remains operational. The TCAN1046 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

8.3.6 Undervoltage Lockout

The supply pin, V_{CC} , has undervoltage detection that places the TCAN1046 into a protected state. This protects the bus during an undervoltage event on either supply pin.

表 8-1. Undervoltage Lockout

V_{CC}	DEVICE STATE	BUS	RXD PIN
$> UV_{VCC}$	Normal	Per TXD	Mirrors bus
$< UV_{VCC}$	Protected	High impedance Weak pull-down to ground ⁽¹⁾	High impedance

(1) $V_{CC} = GND$, see $I_{LKG(OFF)}$ in *Electrical Characteristics*

Once the undervoltage condition is cleared and t_{MODE} has expired the TCAN1046 transitions to normal mode and the host controller can send and receive CAN traffic again.

8.3.7 Unpowered Device

The TCAN1046 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

8.3.8 Floating pins

The TCAN1046 has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This ensures that the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See 表 8-2 for details on pin bias conditions.

表 8-2. Pin Bias

Pin	Pull-up or Pull-down	Comment
TXD1 and TXD2	Pull-up	Weakly biases TXD1 and TXD2 towards recessive to prevent bus blockage or TXD DTO triggering
STB1 and STB2	Pull-up	Weakly biases STB1 and STB2 towards low-power standby mode to prevent excessive system power

8.4 Device Functional Modes

8.4.1 Operating Modes

The TCAN1046 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB1 and STB2 pins on the TCAN1046-Q1 device.

表 8-3. Operating Modes

STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See section 8.3.3.1
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

8.4.2 Normal Mode

This is the normal operating mode of the TCAN1046. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD1 and TXD2 inputs to a differential output on the CANH1, CANL1 and CANH2, CANL2 bus pins. The receiver is translating the differential signal from CANH1, CANL1 and CANH2, CANL2 to a digital output on the RXD1 and RXD2 outputs.

8.4.3 Standby Mode

This is the low-power mode of the TCAN1046. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD1 or RXD2 depending on the channel which received the WUP as shown in [Figure 8-5](#). The local CAN protocol controller should monitor RXD for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB1 and STB2 pin low. The CAN bus pins are weakly pulled to GND in this mode; see [Figure 8-2](#) and [Figure 8-3](#).

8.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1046 supports a remote wake-up request on both CAN channels that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD1 or RXD2 output of the TCAN1046.


The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD1 or RXD2 output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the t_{WK_FILTER} time. Due to variability in t_{WK_FILTER} the following scenarios are applicable. Bus state times less than $t_{WK_FILTER(MIN)}$ are never detected as part of a WUP and thus no wake request is generated. Bus state times between $t_{WK_FILTER(MIN)}$ and $t_{WK_FILTER(MAX)}$ may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than $t_{WK_FILTER(MAX)}$ are always detected as part of a WUP, and thus a wake request is always generated. See [Figure 8-5](#) for the timing diagram of the wake-up pattern.

The pattern and t_{WK_FILTER} time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The t_{WK_FILTER} timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value $t \leq t_{WK_TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See [Figure 8-5](#) for the timing diagram of the wake-up pattern with wake timeout feature.



8-5. Wake-Up Pattern (WUP) with $t_{WK_TIMEOUT}$

8.4.4 Driver and Receiver Function

The digital logic input and output levels for the TCAN1046 are CMOS levels with respect to V_{CC} and are compatibility with protocol controllers having 5 V I/O levels.

表 8-4. Driver Function Table

Device Mode	TXD Input	Bus Outputs		Driven Bus State ⁽²⁾
		CANH	CANL	
Normal	Low	High	Low	Dominant
	High or open	High impedance	High impedance	Biased recessive ⁽³⁾
Standby	X ⁽¹⁾	High impedance	High impedance	Weak pull-down to ground ⁽³⁾

(1) X = irrelevant

(2) For bus state and bias see [图 8-2](#) and [图 8-3](#)

(3) See R_{IN} in *Electrical Characteristics*

表 8-5. Receiver Function Table Normal and Standby Mode

Device Mode	CAN Differential Inputs $V_{ID} = V_{CANH} - V_{CANL}$	Bus State	RXD Pin
Normal	$V_{ID} \geq 0.9 \text{ V}$	Dominant	Low
	$0.5 \text{ V} < V_{ID} < 0.9 \text{ V}$	Undefined	Undefined
	$V_{ID} \leq 0.5 \text{ V}$	Recessive	High
Standby	$V_{ID} \geq 1.15 \text{ V}$	Dominant	High Low if a remote wake event occurred See 图 8-5
	$0.4 \text{ V} < V_{ID} < 1.15 \text{ V}$	Undefined	
	$V_{ID} \leq 0.4 \text{ V}$	Recessive	
Any	Open ($V_{ID} \approx 0 \text{ V}$)	Open	High

9 Application and Implementation

Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.2 Typical Application

The TCAN1046 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. [図 9-1](#) shows a typical configuration for 5 V controller applications. The bus termination is shown for illustrative purposes.




図 9-1. Transceiver Application Using 5 V I/O Connections

9.2.1 Design Requirements

9.2.1.1 CAN Termination

Termination may be a single 120- Ω resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see [Figure 9-2](#). Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




Figure 9-2. CAN Bus Termination Concepts

9.2.2 Detailed Design Procedures


9.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1046.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.


A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification the driver differential output is specified with a bus load that can range from 50 Ω to 65 Ω where the differential output must be greater than 1.5 V. The TCAN1046 is specified to meet the 1.5 V requirement down to 50 Ω and is specified to meet 1.4 V differential output at 45 Ω bus load. The differential input resistance of the TCAN1046 is a minimum of 40 k Ω . If 100 TCAN1046 transceivers are in parallel on a bus, this is equivalent to a 400- Ω differential load in parallel with the nominal 60 Ω bus termination which gives a total bus load of approximately 52 Ω . Therefore, the TCAN1046 theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility, the CAN network system designer must take the responsibility of good network design to ensure robust network operation.



9-3. Typical CAN Bus


9.2.3 Application Curves



$V_{CC} = 5\text{ V}$

$R_L = 60\ \Omega$

9-4. $t_{PROP(LOOP1)}$ Transceiver 1 & Transceiver 2



$V_{CC} = 5\text{ V}$

$R_L = 60\ \Omega$

9-5. $t_{PROP(LOOP2)}$ Transceiver 1 & Transceiver 2

10 Power Supply Recommendations

The TCAN1046 dual transceiver is designed to operate with a main V_{CC1} and V_{CC2} input voltage supply range between 4.5 V and 5.5 V. The V_{CC} supply inputs must be well regulated. A decoupling capacitor, typically 100 nF, should be placed near the CAN transceiver's main V_{CC1} and V_{CC2} supply pins.

11 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and automotive design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

11.1 Layout Guidelines


- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows optional transient voltage suppression (TVS) diodes, D1 and D2, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter capacitors C4, C5, C6, and C8.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins V_{CC1} and V_{CC2} of the transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

Note

High frequency current follows the path of least impedance and not the path of least resistance.

- This layout example shows how split termination could be implemented on the CAN node. The termination is split into two pairs of resistors, R7, R8, R9, and R10, with the center or split tap of the termination connected to ground via capacitors C3 and C7. Split termination provides common mode filtering for the bus. See [セクション 9.2.1.1](#), [セクション 8.3.4](#), and [式 2](#) for information on termination concepts and power ratings needed for the termination resistor(s).

11.2 Layout Example



11-1. Layout Example

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TCAN1046DMTRQ1	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	1046
TCAN1046DMTRQ1.A	Active	Production	VSON (DMT) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1046

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW


DMT 14

VSON - 0.9 mm max height


3 x 4.5, 0.65 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225088/A



4223033/B 10/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4223033/B 10/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 15
77.4% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4223033/B 10/2016


NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4225087/B 01/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



DMT0014B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4225087/B 01/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DMT0014B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 15
77.4% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4225087/B 01/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月