









THVD4421

JAJSOM2 - APRIL 2024

THVD4421 120Ω の切り替え可能終端抵抗と IEC-ESD 保護機能を内蔵したマル チプロトコル (RS-232、RS-422、RS485) トランシーバ

1 特長

- TIA/EIA-485A および TIA/EIA-232F 規格の要件に 適合またはそれを上回る性能
- RS-232 仕様のトランスミッタ 2 個とレシーバ 2 個
- RS-485 仕様のトランスミッタ 1 個とレシーバ 1 個
- RS-485 モード用のオンチップの切り替え可能な 120Ω 終端抵抗
- RS-232 信号伝送用チャージ ポンプを内蔵
- 電源電圧:3V~5.5V
- ロジック データおよび制御信号用の 1.65V~5.5V 電
- 5V 電源で 2.1V を超える RS-485 差動出力により PROFIBUS に準拠
- RS-232 モードでの大きな出力スイング (代表値 ±9V)
- SLR ピンで選択可能なデータレート:
 - RS-232 3T5R モード: 250kbps、1Mbps
 - RS-485 の半二重および全二重モード:500kbps、 20Mbps
- バス I/O 保護
 - ±16kV HBM ESD
 - ±8kV IEC 61000-4-2 接触および ±15kV 気中放
 - ±4kV IEC 61000-4-4 高速過渡バースト
- RS-232 モードに対する診断ループバック
- ディセーブル状態でシャットダウンピン使用により大幅 に消費電流を低減 (標準値 10µA)
- グリッチのない電源投入/切断によるホットプラグイン
- RS-485 仕様の 1/8 単位負荷 (最大 256 個のバスノ
- RS-485 レシーバに対する開放、短絡、アイドル バス のフェイルセーフ
- バス短絡保護、サーマル シャットダウン
- 拡張周囲温度範囲:-40℃~125℃
- 省スペースで熱効率の高い 5mm × 5mm VQFN-32 パッケージ

2 アプリケーション

- 産業用 PC
- ファクトリ オートメーション / 制御
- HVAC システム
- ビルオートメーション
- POS 端末
- グリッド インフラ
- 産業用輸送

3 概要


THVD4421 は、RS-232、RS-422、RS-485 の各物理層 をサポートする、高集積で堅牢なマルチプロトコルトランシ ーバです。このデバイスは、2 つのトランスミッタと2 つの レシーバを搭載しており、2T2R RS-232 ポートを実現しま す。また、このデバイスには 1 つのトランスミッタと 1 つの レシーバが内蔵されており、半二重と全二重の RS-485 ポートを実現できます。モード選択ピンにより、プロトコルの 共有バスおよびロジックピンが共通の単一のコネクタを共 有できるようになります。RS-485 バス ピンと RS-232 レシ ーバ入力の終端が内蔵されているため、外付け部品なし で完全な機能を持つ通信ポートを実現できます。これらの デバイスはスルーレート選択機能を備えています。このス ルーレート選択機能を使うと、SLRピンの設定に基づいて 2 つの最大速度でこれらのデバイスを使うことができます。

レベル 4 IEC ESD 保護機能を内蔵しているため、システ ムレベルの外部保護部品は不要です。RS-232 には、ロ ジックからバスへ、およびバスからロジックパスへの機能の 完全性をチェックし、また、ケーブルとコネクタの短絡をチ ェックする、診断ループバック モードが搭載されていま す。さらに、RS-485 レシーバのフェイルセーフ機能は、バ ス入力が開放または短絡しているとき、またはバスがアイド ル状態のときに、受信したロジック出力をロジック High に 駆動します。シャットダウンモードの消費電流は非常に小 さく (代表値 10µA)、消費電力の制約が厳しいアプリケー ションに最適です。このデバイスには、RS-232 用のチャ ージ ポンプ、および RS-232 と RS-485 の両方のドライ バ / レシーバに電力を供給する 3V~5.5V の電源が必要 です。独立したロジック電源 V_{IO} (1.65V \sim 5.5V) により、 低レベルのマイクロコントローラとのインターフェイスが可 能です。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
THVD4421	VQFN (32)	5mm × 5mm

- 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



THVD4421 の概略回路図



Table of Contents

1	特長	1	(
2	アプリケーション	1	7
3	概要	1	
4	Pin Configuration and Functions	3	
5	Specifications		
	5.1 Absolute Maximum Ratings	<mark>5</mark>	
	5.2 ESD Ratings		8
	5.3 ESD Ratings [IEC]	<u>5</u>	
	5.4 Recommended Operating Conditions		
	5.5 Thermal Information	6	
	5.6 Power Dissipation		
	5.7 Electrical Characteristics		,
	5.8 Switching Characteristics_RS-485_500kbps	10	
	5.9 Switching Characteristics_RS-485_20Mbps	10	
	5.10 Switching Characteristics, Driver_RS232	11	
	5.11 Switching Characteristics, Receiver_RS232	11	
	5.12 Switching Characteristics_MODE switching	12	
	5.13 Switching Characteristics_RS-485_Termination		
	resistor	13	•
	5.14 Switching Characteristics_Loopback mode		•
	5.15 Typical Characteristics	14	

o Parameter Measurement information	17
7 Detailed Description	23
7.1 Overview	23
7.2 Functional Block Diagrams	23
7.3 Feature Description	24
7.4 Device Functional Modes	
8 Application and Implementation	33
8.1 Application Information	33
8.2 Typical Application	
8.3 Power Supply Recommendations	38
8.4 Layout	39
9 Device and Documentation Support	41
9.1 Device Support	41
9.2ドキュメントの更新通知を受け取る方法	41
9.3 サポート・リソース	41
9.4 Trademarks	41
9.5 静電気放電に関する注意事項	
9.6 用語集	41
10 Revision History	41
11 Mechanical, Packaging, and Orderable	
Information	41

4 Pin Configuration and Functions




図 4-1. THVD4421 32-Pin VQFN Package (RHB) Top View

表 4-1. Pin Functions

NAME	NO.	TYPE	DESCRIPTION
V _{CC}	1	Р	3V to 5.5V supply voltage
L1	2	0	Logic output
L2	3	0	Logic output (RS-232/RS-485)
L3	4	I	Logic input (RS-232/RS-485)
L4	5	I	Logic input
NC	6		Not connected internally. Can be left open or Grounded on PCB.
V _{CC}	7	Р	3V to 5.5V supply voltage
GND ⁽¹⁾	8	G	Ground
SLR	9	I	Slew rate control, internal pull-down. SLR=H enables slow speed (250kbps for RS-232, 500kbps for RS-485)
DIR	10	1	RS-485 TX/RX enable/disable. Internal pull-down
MODE0	11	1	MODE control nine
MODE1	12	1	MODE control pins
V _{IO}	13	Р	1.65V to 5.5V logic supply voltage
TERM_TX	14	1	120Ω Termination enable/disable across R1/R2 terminals. Internal Pull down
TERM_RX	15	I	120Ω Termination enable/disable across R3/R4 terminals. Internal Pull down
SHDN	16	1	Device enable/disable. Internal pull-down

資料に関するフィードバック(ご意見やお問い合わせ)を送信



表 4-1. Pin Functions (続き)

NAME	NO.	TYPE	DESCRIPTION	
V _{CC}	17	Р	3V to 5.5V supply voltage	
R4	18	I/O	RS-232 driver output or RS-485 inverting receiver input (B)	
R3	19	I/O	RS-232 driver output or RS-485 non-inverting receiver input (A)	
GND ⁽¹⁾	20, 21	G	Ground	
NC	22		Not connected internally. Can be left open or Grounded on PCB.	
R2	23	I/O	RS-232 receiver input or RS-485 bus pin (Y or A)	
R1	24	I/O	RS-232 receiver input or RS-485 bus pin (Z or B)	
V _{CC}	25	Р	3V to 5.5V supply voltage	
V-	26		Negative charge pump rail	
C2-	27		Negative terminal of charge pump capacitor	
C1-	28		Negative terminal of charge pump capacitor	
C1+	29		Positive terminal of charge pump capacitor	
V _{CC}	30	Р	3V to 5.5V supply voltage	
C2+	31		Positive terminal of charge pump capacitor	
V+	32		Positive charge pump rail	

⁽¹⁾ GND pins 8, 20, 21 all must be grounded on PCB.

Copyright © 2024 Texas Instruments Incorporated

1

Product Folder Links: THVD4421

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Bus supply voltage	V _{CC} to GND	-0.5	6	V
Logic supply voltage	V _{IO} to GND	-0.5	V _{CC} + 0.2	V
Charge pump positive-output supply voltage	V+ to GND	-0.3	14	V
Charge pump negative-output supply voltage	V- to GND	0.3	-14	V
Charge pump capacitor terminals	C1+ to GND	V _{CC} - 0.3	V+	V
Charge pump capacitor terminals	C2+ to GND	-0.3	V+	V
Charge pump capacitor terminals	C1- to GND	-0.3	V _{CC}	V
Charge pump capacitor terminals	C2- to GND	V-	-0.3	V
Bus voltage	Voltage at any bus pin (R1, R2, R3, R4) with respect to GND	-16	16	V
Differential bus voltage	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination disabled	-22	22	V
Differential bus voltage RS485 mode	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination enabled	-6	6	V
Input voltage	Range at any logic pin (L3, L4, SLR, SHDN, TERM_TX, TERM_RX, MODE0, MODE1, DIR)	-0.3	V _{IO} + 0.2	V
Receiver output current	I _O (L1, L2)	-8	8	mA
Storage temperature	T _{stg}	-65	150	°C
Junction temperature	TJ	-40	170	°C

¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	Bus terminals (R1, R2, R3, R4) and GND	±16,000	V
	Liectrostatic discharge		All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±1,500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings [IEC]

				VALUE	UNIT
	0 /	Contact discharge, per IEC 61000-4-2		±8,000	
V _(ESD)	powered or unpowered state, In powered condition- either shutdown or RS232 or RS485 mode, on chip termination ON or OFF, loopback ON or OFF	Air-gap discharge, per IEC 61000-4-2	Bus terminals (R1, R2, R3, R4) and GND	±15,000	V
V _(EFT)	Electrical fast transient in RS485 HD or FD mode	Per IEC 61000-4-4	Bus terminals (R1, R2, R3, R4)	±4,000	V

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3		5.5	V
V _{IO}	I/O supply voltage		1.65		V _{CC}	V
V _{I (RS-485)}	Input voltage at any bus terminal (I	R1, R2, R3, R4) in RS-485 mode ⁽¹⁾	-7		12	V
V _{ID}	Differential input voltage in RS-485 R3)]	mode [(R1-R2) or (R2-R1), (R3-R4) or (R4-	-12		12	V
V _{I (RS-232)}	Receiver input voltage in RS-232 r	node	-15		15	V
V _{IH}	High-level input voltage (L3, L4, SI MODE1, DIR inputs)	_R, SHDN , TERM_TX, TERM_RX, MODE0,	0.7*V _{IO}		V _{IO}	V
V _{IL}	Low-level input voltage (L3, L4, SL MODE1, DIR inputs)	R, SHDN, TERM_TX, TERM_RX, MODE0,	0		0.3*V _{IO}	V
Io	Output current, driver in RS-485 m	ode	-60		60	mA
I _{OR}	Output current, receiver	V _{IO} = 1.8 V or 2.5 V	-2		2	mA
I _{OR}	Output current, receiver	V _{IO} = 3.3 V or 5 V	-4		4	mA
R _L	Differential load resistance in RS-4	85 mode	54	60		Ω
	Signaling rate in DS 495 mode	SLR = V _{IO}			500	kbps
4 /4	Signaling rate in RS-485 mode	SLR = GND or floating			20	Mbps
1/t _{UI}	Cianalina rata in DC 222 made	SLR = V _{IO}			250	kbps
1710	Signaling rate in RS-232 mode	SLR = GND or floating			1	Mbps
1/t _{UI (loopback)}	Signaling rate in RS-232 loopback	mode			1	Mbps
T _A (2)	Operating ambient temperature		-40		125	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

5.5 Thermal Information

		THVD4421	
	THERMAL METRIC ⁽¹⁾	RHB (QFN)	UNIT
		32 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	31.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	22.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the yes application report.

5.6 Power Dissipation

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
Driver outputs externally shorted to receiver inputs, MODE1, MODE0 = 11,	Unterminated, TERM_TX = L,	SLR = H	500 kbps	160	200	10/	
		TERM_RX = L	SLR = L	20Mbps	390	450	mW
D (NO-403)		TERM_RX = TERM_TX = V _{IO}	SLR = H	500 kbps	430	500	mW
			SLR = L	20Mbps	500	575	11100

資料に関するフィードバック(ご意見やお問い合わせ) を送信

²⁾ Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver and receiver when the junction temperature reaches 170°C.



5.6 Power Dissipation (続き)

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
D	RS-232 mode with MODE1, MODE0 =		SLR = L	1 Mbps	310	490	mW
P _{D (RS-232)}	01	V_{CC} = V_{IO} = 5.5V, R3, R4 bus lines loaded with 3 k Ω , R3 load cap = 2500 pF, L3 toggling	SLR = H	250 kbps	180	200	mW

5.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver_R	S-485					·	
		R _L = 60 Ω, −7 V ≤ V _{test} ≤ 12 V (See ⊠ 6-1)		1.5	2		V
		R_L = 60 Ω, -7 V ≤ V_{test} ≤ 12 V, 4.5 V ≤ V_{CC} ≤ 5.5 V (S	ee 🗵 6-1)	2.1	3		V
$ V_{OD} $	Driver differential output voltage magnitude	R _L = 100 Ω (See 🗵 6-2)		2	2.5		V
	voitago magnitado	R _L = 54 Ω, 4.5 V ≤ V _{CC} ≤ 5.5 V (See ⊠ 6-2)		2.1	3.3		V
		R _L = 54 Ω (See 🗵 6-2)		1.5	3.3		V
$\Delta V_{OD} $	Change in magnitude of differential output voltage	R_L = 54 Ω or 100 Ω (See \boxtimes 6-2)		-50		50	mV
V _{oc}	Common-mode output voltage	R_L = 54 Ω or 100 Ω (See \boxtimes 6-2)			V _{CC} /2	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	R_L = 54 Ω or 100 Ω (See \boxtimes 6-2)		-50		50	mV
I _{os}	Short-circuit output current (bus terminals)	DIR = V_{IO} , -7 V \leq (V_{R2} or V_{R1}) \leq 12 V, or R1 shorted t	$VIR = V_{IO}$, -7 V \leq (V_{R2} or V_{R1}) \leq 12 V, or R1 shorted to R2			250	mA
	Driver High impedance output leakage current on	MODE1, MODE0 = 11, TERM_TX = GND, DIR = GN V _O = -7V, +12V				125	μΑ
l _{OZD}	R1 and R2 in Full duplex mode	MODE1, MODE0 = 11, TERM_TX = V _{IO} , DIR = GND, +12V	$V_{CC} = 5.5V, V_{O} = -7V,$	- 325		350	μΑ
Receiver	RS-485					,	
I _I	Bus input current (termination disabled)	Half and full duplex modes, DIR = 0 V, V _{CC} and V _{IO} = 0 V or 5.5 V	V _I = 12 V V _I = -7 V	-125	75 –70	125	μA μA
I _{RXT}	Receiver bus input leakage current with termination enabled	Full duplex mode, V_{CC} and V_{IO} = 5.5 V, TERM_RX = V_{IO}	VI = - 7 to 12 V	-325		325	μA
V _{TH+}	Positive-going input threshold voltage ⁽¹⁾		I.		- 70	- 40	mV
V _{TH-}	Negative-going input threshold voltage ⁽¹⁾	Over common-mode range of - 7 V to 12 V		-200	-150		mV
V _{HYS}	Input hysteresis			25	80		mV
C _{A,B}	Input differential capacitance	Measured between R3 and R4, f = 1 MHz			45		pF
V _{OH}	Output high voltage, L2 pin	I _{OH} = -4 mA, V _{IO} = 3 to 3.6 V or 4.5 V to 5.5 V		V _{IO} - 0.4	V _{IO} – 0.2		V
V _{OL}	Output low voltage, L2 pin	I _{OL} = 4 mA, V _{IO} = 3 to 3.6 V or 4.5 V to 5.5 V			0.2	0.4	V
V _{OH}	Output high voltage, L2 pin	I_{OH} = -2 mA, V_{IO} = 1.65 to 1.95 V or 2.25 V to 2.75 V		V _{IO} - 0.4	V _{IO} – 0.2		V
V _{OL}	Output low voltage, L2 pin	I _{OL} = 2 mA, V _{IO} = 1.65 to 1.95 V or 2.25 V to 2.75 V			0.2	0.4	V
I _{OZ}	Output high-impedance current, L2 pin	V _O = 0 V or V _{IO} , DIR = VIO, MODE1, MODE0= 10 (ha	alf duplex mode)	-2		2	μΑ
Driver_R	S-232						
V _{OH}	High-level output voltage	All DOUT (R3, R4) at R _L = 3 k Ω to GND, DIN (L3, L4) 3.6 V		5	5.5	7	V
V _{OL}	Low-level output voltage	All DOUT (R3, R4) at R _L = 3 k Ω to GND, DIN (L3, L4) 3.6 V	$= V_{IO}; V_{CC} = 3 V to$	-7	-5.5	-5	V

資料に関するフィードバック(ご意見やお問い合わせ)を送信



5.7 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V, unless otherwise noted.

	PARAMETER	TE	EST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	All DOUT (R3, R4) at $R_L = 3 \text{ k}$ to 5.5 V	Ω to GND, DIN (L3	$(L4) = GND; V_{CC} = 4.5 V$	7.8	9	11	V
V _{OL}	Low-level output voltage	All DOUT (R3, R4) at $R_L = 3 \text{ k}$ 5.5 V	Ω to GND, DIN (L3	, L4) = V_{IO} ; V_{CC} = 4.5 V t	O –11	-9	-7.7	V
I _{OS}	Short-circuit output current	V _{CC} = 3.6 V	V _O = 0 V			±35	±60	mA
ios	(2)	V _{CC} = 5.5 V	V _O = 0 V				100	ША
r _o	Output resistance on R3, R4	$V_{CC} = 0 \text{ V}, V_{+} = 0 \text{ V}, \text{ and } V_{-} = 0 \text{ V}$	V _O = ±2 V		300	10M		Ω
I _{off}	Output leakage current on R3, R4	SHDN = GND	$V_O = \pm 12 \text{ V}$ $V_O = \pm 10 \text{ V}$	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$ $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$			±125 ±125	μA μA
Receiver	RS-232		10 =101	100 110 10 1				
		I _{OH} = -4 mA, V _{IO} = 3 to 3.6 V o	or 4.5 V to 5.5 V		V _{IO} - 0.5	V _{IO} – 0.2		V
V _{OH}	High-level output voltage L1/L2	$I_{OH} = -2 \text{ mA}, V_{IO} = 1.65 \text{ to } 1.9$		75 V		V _{IO} – 0.2		V
	Low-level output	I _{OL} = 4 mA, V _{IO} = 3 to 3.6 V or	4.5 V to 5.5 V				0.4	V
V _{OL}	voltage L1/L2	I _{OL} = 2 mA, V _{IO} = 1.65 to 1.95	_L = 2 mA, V _{IO} = 1.65 to 1.95 V or 2.25 V to 2.75 V				0.4	V
	Positive-going input	V _{CC} = 3.3 V				1.6	2.4	V
V _{IT+}	threshold voltage on RS-232 receiver inputs (R1, R2)	V _{CC} = 5 V				1.9	2.4	V
	Negative-going input	/ _{CC} = 3.3 V				1.1		V
V_{IT-}	threshold voltage on RS-232 receiver inputs (R1, R2)	V _{CC} = 5 V			0.8	1.4		٧
V _{hys}	Input hysteresis on receiver inputs (V _{IT+} – V _{IT-})				0.4	0.5		٧
I _{off}	Output leakage current on receiver output pins L1/L2	SHDN = 0 V				±0.05	±10	μΑ
rı	Input resistance on receiver input pins	-15 V ≤ V _I ≤ 15 V			3	5	7	kΩ
Thermal F	Protection				·			
T _{SHDN}	Thermal shutdown threshold	Temperature rising			150	170		°C
T _{HYS}	Thermal shutdown hysteresis					15		°C
Supply								
UV _{VCC} (rising)	Rising under-voltage threshold on V _{CC}					2.5	2.7	V
UV _{VCC} (falling)	Falling under-voltage threshold on V _{CC}				1.9	2.1		V
UV _{VCC(hys}	Hysteresis on under-voltage of $V_{\rm CC}$				100	400		mV
UV _{VIO} (rising)	Rising under-voltage threshold on V _{IO}					1.5	1.6	V
UV _{VIO} (falling)	Falling under-voltage threshold on V _{IO}				1.2	1.4		V
UV _{VIO(hys)}	Hysteresis on under-voltage of V _{IO}				85	100		mV



5.7 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		V_{CC} = 4.5 V to 5.5 V, \overline{SHDN} = GND, all other logic inpload on bus, $T_A \le 125$ °C	out pins floating, no		5	20	μA
	Supply current in shutdown	V_{CC} = 3 V to 3.6 V, \overline{SHDN} = GND, all other logic input on bus, $T_A \le$ 125 $^{\circ}C$	pins floating, no load		3	15	μA
ICC_SHDN	mode	V_{CC} = 4.5 V to 5.5 V, \overline{SHDN} = GND, all other logic inpload on bus, $T_A \le 105$ °C	out pins floating, no		5	15	μA
		V_{CC} = 3 V to 3.6 V, \overline{SHDN} = GND, all other logic input on bus, $T_A \le$ 105 $^{\circ}C$	pins floating, no load		3	10	μA
I _{IO_SHDN}	Logic supply current in shutdown mode	V _{IO} = 1.65 V to 5.5 V, SHDN = GND, all other logic inp	out pins floating			2	μΑ
	Supply current (quiescent),	Driver and receiver enabled, DIR = V _{IO} , MODE1, MODE0 = 11 (Full duplex)	No load		1.7	3.4	mA
I _{CC_485}	V _{CC} = 4.5 V to 5.5 V TERM_RX, TERM_TX= Floating or low, SLR = X	Driver enabled, receiver disabled, DIR = V _{IO} , MODE1, MODE0 = 10 (Half duplex)	No load		1.3	2.8	mA
ricating of low, out (- X	Driver disabled, receiver enabled, DIR = GND, MODE1, MODE0 = 10 (Half duplex)	No load		0.8	1.5	mA	
	Supply current (quiescent),	Driver and receiver enabled, DIR = V _{IO} , MODE1, MODE0 = 11 (Full duplex)	No load		1.5	2.8	mA
I _{CC_485}	V _{CC} = 3 V to 3.6 V TERM_RX, TERM_TX=	Driver enabled, receiver disabled, DIR = V _{IO} , MODE1, MODE0 = 10 (Half duplex)	No load		1	2.3	mA
	Floating or low, SLR = X	Driver disabled, receiver enabled, DIR = GND, MODE1, MODE0 = 10 (Half duplex)	No load		0.7	1.3	mA
	Logic supply current (quiescent), V _{IO} = 3 to 3.6 V	Driver disabled, Receiver enabled, SLR = GND, DIR = GND; MODE1, MODE0 = 10 (half duplex)	No load		7	17	μA
I _{IO_485}	TERM_RX, TERM_TX= Floating	Driver disabled, Receiver enabled, SLR = V _{IO} ; DIR = GND; MODE1, MODE0 = 10 (half duplex)	No load		8	21	μΑ
I _{CCDT_485}	Supply current in RS-485 driver termination mode	Driver enabled with termination ON; MODE1, MODE0 = 11 (full duplex)	DIR= V _{IO} , TERM_TX = V _{IO}		38	50	mA
I _{CCRT_485}	Supply current in RS-485 receiver termination mode	Receiver enabled with termination ON; MODE1, MODE0 = 11 (full duplex)	DIR = GND, TERM_RX = V _{IO}		1	1.5	mA
I _{CC_RS232}	Supply current in RS-232 mode	MODE1, MODE0 = 01, SHDN = V _{IO} ; other logic inputs floating	No load		3.2	4	mA
I _{CC_RS232} _LB	Supply current in RS-232 loopback mode	MODE1 = 0, MODE0 = 0; L3 = L4 = static logic high, -40 °C \leq T _A \leq 85 °C	No extra load on RS-232 drivers or on logic output		12	14	mA
On-Chip to	ermination resistor_RS-485						
R _{TERM_TX}	120 Ω termination across Driver output R1/R2 terminals	MODE1, MODE0 = 11 (Full duplex) or 10 (half duplex TERM_TX = V _{IO} , V _{R2R1} = 2 V, V _{R1} = -7 V, 0 V, 10 V, S	•	102	120	138	Ω
R _{TERM_RX}	120 Ω termination across receiver output R3/R4 terminals	MODE1, MODE0 = 11 (Full duplex); TERM_RX = V _{IO} V, 0 V, 10 V, See ☑ 6-9	, V _{R3R4} = 2 V, V _{R4} = -7	102	120	138	Ω
Logic	I						
I _{IN}	Input current (L3, L4, DIR, SHDN, SLR, TERM_TX, TERM_RX, MODE1, MODE0)	1.65 V ≤ V _{IO} ≤ 5.5 V, 0 V ≤ V _{IN} ≤ V _{IO}		-20		5	μA
V _{IT+(IN)}	Rising threshold: logic inputs				0.6*V _{IO}	0.7*V _{IO}	V
V _{IT-(IN)}	Falling threshold: logic inputs	1.65 V ≤ V _{IO} ≤ 5.5 V		0.3*V _{IO}	0.4*V _{IO}		V
V _{IN(HYS)}	Input threshold: logic inputs			0.1*V _{IO}	0.2*V _{IO}		V

⁽¹⁾ Under any specific conditions, V_{TH+} is assured to be at least V_{HYS} higher than V_{TH-} .

⁽²⁾ Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.



5.8 Switching Characteristics_RS-485_500kbps

500-kbps (with SLR = V_{IO}) over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V, unless otherwise noted. (1)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Driver						-	
	Differential output vice/fell time		V _{CC} = 3 to 3.6 V, Typical at 3.3V	210	300	600	ns
t _r , t _f	Differential output rise/fall time		V _{CC} = 4.5 to 5.5 V, Typical at 5 V	250	300	600	ns
	Drangation delay	$R_L = 54 \Omega, C_L = 50 pF$	V _{CC} = 3 to 3.6 V, Typical at 3.3V		250	450	ns
t _{PHL} , t _{PLH}	Propagation delay	See ☑ 6-3	V _{CC} = 4.5 to 5.5 V, Typical at 5 V		250	450	ns
	t _{SK(P)} Pulse skew, t _{PHL} - t _{PLH}		V _{CC} = 3 to 3.6 V, Typical at 3.3V		2	15	ns
^L SK(P)			V _{CC} = 4.5 to 5.5 V, Typical at 5 V		2	15	ns
t _{PHZ} , t _{PLZ}	Disable time	MODE1, MODE0 = 10 (half duplex) or 11 (full duplex)	See ☒ 6-4 and ☒ 6-5		80	150	ns
t _{PZH} , t _{PZL}	Enable time	MODE1, MODE0 = 11 (full duplex): receiver enabled			200	650	ns
Receiver							
t _r , t _f	Output rise/fall time				13	20	ns
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF	See 図 6-6		700	1200	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}				10	45	ns
t _{PHZ} , t _{PLZ}	Disable time in half duplex mode				30	80	ns
t _{PZH(1)}	Funda dina dina balkahara	MODE1, MODE0 = 10, TERM_TX = V _{IO}	See 図 6-7		60	155	ns
t _{PZL(1)}	Enable time in half duplex mode	* IU			450	1250	ns
t _{PZH(2)} , t _{PZL(2)}	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE1, MODE0 = 11	See 図 6-8		7	16	μs

⁽¹⁾ A, B are RX input, Y/Z are driver output terminals in Full duplex mode

5.9 Switching Characteristics_RS-485_20Mbps

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V. (1)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
Driver						'	
	Differential output via /fall time		V _{CC} = 3 to 3.6 V, Typical at 3.3 V	5	10	15	ns
t _r , t _f	Differential output rise/fall time		V _{CC} = 4.5 to 5.5 V, Typical at 5 V	5	10	15	ns
	Dranagation dalay	$R_L = 54 \Omega, C_L = 50 pF$	V _{IO} = 1.65 V to 1.95V	14	25	58	ns
t _{PHL} , t _{PLH}	Propagation delay	See 図 6-3	V _{IO} = 3 V to 3.6 V	9	20	46	ns
t _{SK(P)} Pulse skew, t _{PHL} - t _{PLH}		V _{CC} = 3 to 3.6 V, Typical at 3.3 V		1	3.5	ns	
	Pulse skew, tpHL - tpLH		V _{CC} = 4.5 to 5.5 V, Typical at 5 V		1	3.5	ns
t _{PHZ} , t _{PLZ}	Disable time	MODE1, MODE0 = 10 (half duplex) or 11 (full duplex)	See ⊠ 6-4 and ⊠ 6-5		11	65	ns
t _{PZH} , t _{PZL}	Enable time	MODE1, MODE0 = 11 (full duplex): receiver enabled			8	80	ns
Receiver							
t _r , t _f	Output rise/fall time				5	10	ns
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF	See 🗵 6-6		40	70	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					10	ns



5.9 Switching Characteristics_RS-485_20Mbps (続き)

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 $V_{10} = 3.3 V_{.}$ (1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PHZ} , t _{PLZ}	Disable time in half duplex mode	MODE1, MODE0 = 10, TERM_TX			20	80	ns
t _{PZH(1)} , t _{PZL(1)}	Enable time in half duplex mode	WODE1, MODE0 = 10, TERM_TX = V _{IO}	See 図 6-7		50	160	ns
t _{PZH(2)} , t _{PZL(2)}	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE1, MODE0 = 11	See 図 6-8		4	15	μs

A, B are RX input, Y/Z are driver output terminals in Full duplex mode.

5.10 Switching Characteristics, Driver_RS232

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
250 kbp	os					'	
	Maximum data rate	$R_L = 3 \text{ k}\Omega$ One DOUT switching	C _L = 2500 pF See ⊠ 6-15	250	500		kbps
t _{PHL} , t _{PHL}	Transmitter propagation delay	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	C _L = 150 pF to 2500 pF See ☑ 6-15		0.8	2	μs
t _{sk(p)}	Transmitter Pulse skew ⁽³⁾		See 🗵 0-15		220	600	ns
CD(+r)	Class rate transition region	$V_{CC} = 3.3 \text{ V} \pm 10\%, 5 \text{ V} \pm 10\%,$	C _L = 150 pF to 1000 pF	6		30	\//a
SR(tr)	Slew rate, transition region	R_L = 3 kΩ to 7 kΩ, See \boxtimes 6-16	C _L = 150 pF to 2500 pF	4		30	V/µs
1 Mbps						'	
		$R_L = 3 k\Omega$	C _L = 250 pF, V _{CC} = 3 to 3.6 V	1000			kbps
	Maximum data rate	One DOUT switching, See ⊠ 6-15	C _L = 1000 pF, V _{CC} = 4.5 to 5.5 V	1000			kbps
t _{PLH} , t _{PHL}	Transmitter propagation delay	$R_1 = 3k \text{ to } 7 \text{ k}\Omega$, See $\boxtimes 6-15$	C _L = 150 pF to 1000 pF		300	800	ns
t _{sk(p)}	Pulse skew ⁽³⁾				25	150	ns
SD/tr)	Slow rate transition region	R_L = 3k to 7 kΩ, VCC = 4.5 V to C_L = 150 pF to 1000 pF, See \square	18		150	V/µs	
SR(tr)	Slew rate, transition region	R_L = 3k to 7 k Ω , VCC = 3 V to 3.6 V	6-16	15		150	V/µs

- Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V + 0.3 V; V_{CC} = 5 V \pm 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH}-t_{PHL}|$ of each channel of the same device.

5.11 Switching Characteristics, Receiver_RS232

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽²⁾	MAX	UNIT
250 kbp	s				
t _{PLH}	Propagation delay time, low- to high-level output	C = 450 pF See W 6 47	150	550	ns
t _{PHL}	Propagation delay time, high- to low-level output	- C _L = 150 pF, See ⊠ 6-17	150	550	ns
t _{PLH}	Propagation delay time, low- to high-level output	C = 45 pF Coo W C 47	130	520	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 15 pF, See 図 6-17	130	520	ns
	Rise/fall time (receiver buffer output), V _{IO} = 3 to 5.5 V	C _L = 150 pF, See ⊠ 6-17	20	50	ns
t _{R_232} ,		C _L = 15 pF, See ⊠ 6-17	5	10	ns
t _{F_232}	Rise/fall time (receiver buffer output), V _{IO} = 1.65 to	C _L = 150 pF, See ⊠ 6-17	40	90	ns
	2.75 V	C _L = 15 pF, See ⊠ 6-17	10	20	ns
t _{en}	Output enable time	C - 450 pF D - 2 kO Coo W 6 40	6	14	us
t _{dis}	Output disable time	C _L = 150 pF, R _L = 3 kΩ, See ⊠ 6-18	100	200	ns
	Pulse skew ⁽³⁾	C _L = 150 pF, See ⊠ 6-17	50	135	ns
t _{sk(p)}	Fuise Skew(-)	C _L = 15 pF, See ⊠ 6-17	50	135	ns

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



5.11 Switching Characteristics, Receiver_RS232 (続き)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽²⁾	MAX	UNIT
1 Mbps					
t _{PLH}	Propagation delay time, low- to high-level output	C _I = 150 pF, See ⊠ 6-17	150	550	ns
t _{PHL}	Propagation delay time, high- to low-level output	- C _L = 130 μr, See ⊠ 0-17	150	550	ns
t _{PLH}	Propagation delay time, low- to high-level output	C = 45 pF Sec W C 47	130	520	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 15 pF, See 図 6-17	130	520	ns
	Rise/fall time (receiver buffer output), V _{IO} = 3 to 5.5 V	C _L = 150 pF, See ⊠ 6-17	20	50	ns
t _{R_232} ,		C _L = 15 pF, See ⊠ 6-17	5	10	ns
t _{F_232}	Rise/fall time (receiver buffer output), V _{IO} = 1.65 to	C _L = 150 pF, See ⊠ 6-17	40	90	ns
	2.75 V	C _L = 15 pF, See ⊠ 6-17	10	20	ns
t _{en}	Output enable time	C = 450 pF D = 2 kO Coo W 6 40	6	14	us
t _{dis}	Output disable time	C _L = 150 pF, R _L = 3 kΩ, See ⊠ 6-18	100	200	ns
	Pulse skew ⁽³⁾	C _L = 150 pF, See ⊠ 6-17	50	125	ns
t _{sk(p)}	ruise skew	C _L = 15 pF, See ⊠ 6-17	50	125	ns

- Test conditions are C1–C4 = 0.1 μ F atV_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH} t_{PHL}|$ of each channel of the same device. (1)
- (2)

5.12 Switching Characteristics_MODE switching

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Time from Shutdown to RS-232 ready	MODE1, MODE0 = 00 or floating; \overline{SHDN} = GND to V_{IO} ; rest of logic input pins floating, V_{CC} = 4.5 V to 5.5 V Time from 50% of rising SHDN to charge pump V-supply reaching -8 V; See \boxtimes 6-11		0.05	0.11	ms
t _{RDY}		MODE1, MODE0 = 00 or floating; SHDN = GND to V_{IO} ; rest of logic input pins floating, V_{CC} = 3 V to 3.6 V Time from 50% of rising SHDN to charge pump V-supply reaching -5 V; See \boxtimes 6-11		0.1	0.4	ms
t _{R2_R4}	Time to switch from RS-232 2T2R mode to RS-485 Full duplex mode	L3 = Vio, MODE1 from GND to Vio, MODE0 = Vio; \overline{SHDN} = DIR = V _{IO;} SLR, TERM_TX, TERM_RX= floating; Time from 50% of MODE1 rising edge to R2 reaching 2V; See \boxtimes 6-12		0.04	0.1	μs
t _{R4_R2}	Time to switch from RS-485 full duplex mode to RS-232 3T5R mode	L3 = Vio, MODE1 from Vio to GND, MODE0 = Vio; \overline{SHDN} = DIR = V _{IO;} SLR, TERM_TX, TERM_RX= floating; Time from 50% of MODE1 falling edge to R2 reaching 300 mV; See \boxtimes 6-12		2	2.1	μs
t _{LP_RS232}	Time to switch from RS-232 loopback mode to normal RS-232 mode	MODE1 = GND, MODE0 from GND to V_{IO} ; \overline{SHDN} = V_{IO} , L3 = GND; Time from 50% of MODE0 rising edge to L2 50% rising edge, -40 °C ≤ T_A ≤ 85 °C; See \boxtimes 6-13		2	2.4	μs
t _{RS232_LP}	Time to switch from normal RS-232 mode to RS-232 loopback mode	MODE1 = GND, MODE0 from V_{IO} to GND; \overline{SHDN} = V_{IO} , L3 = GND; Time from 50% of MODE0 falling edge to L2 50% falling edge, -40 °C ≤ T_A ≤ 85 °C; See \boxtimes 6-13		2	15	μs
t _{FHD_RS485}	Time to switch from RS-485 full duplex to half duplex mode	DIR= V_{IO} , MODE1 = V_{IO} ; MODE0 from V_{IO} to GND; SHDN = V_{IO} , SLR, TERM_TX, TERM_RX= floating; L3= GND, 10k pull down resistor on L2, Time from 50% of MODE0 falling edge to 50% falling edge on L2; See \boxtimes 6-14		0.5	1	μs

資料に関するフィードバック(ご意見やお問い合わせ)を送信



5.12 Switching Characteristics_MODE switching (続き)

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{HFD_RS485}	mode	DIR= V_{IO} , MODE1 = V_{IO} ; MODE0 from GND to V_{IO} ; SHDN = V_{IO} , SLR, TERM_TX, TERM_RX= floating; L3= GND, 10k pull down resistor on L2, Time from 50% of MODE0 rising edge to 50% rising edge on L2; See \boxtimes 6-14		0.5	1	μs

5.13 Switching Characteristics_RS-485_Termination resistor

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V. unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DTEN}	Driver terminal Termination resistor turn-on time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, DIR = GND, V_{R2R1} = 2 V, V_{R1} = 0 V; See \boxtimes 6-10		1000	2200	ns
t _{DTZ}	Driver terminal Termination resistor turn-off time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, DIR = GND, V_{R2R1} = 2 V, V_{R1} = 0 V; See \boxtimes 6-10		2000	7200	ns
t _{RTEN}	Receiver terminal Termination resistor turn-on time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, V_{R3R4} = 2 V, V_{R4} = 0 V; See \boxtimes 6-10		1000	2200	ns
t _{RTZ}	Receiver terminal Termination resistor turn-off time	MODE1, MODE0 = 11; V_{IO} = 3 to 3.6 V, V_{R3R4} = 2 V, V_{R4} = 0 V; See \boxtimes 6-10		2000	7200	ns

5.14 Switching Characteristics_Loopback mode

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V, V_{IO} = 3.3 V, unless otherwise noted.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{LB RS232}	Delay from Logic input rising edge to logic output rising edge in RS-232 Loopback mode	MODE1, MODE0 = GND; SLR = GND, Delay from 50% of L3/L4 rising edge to 50% L2/L1 rising edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R _L on all 2 driver outputs = $3k\Omega$, -40 °C ≤ T _A ≤ 85 °C		410	920	ns
rising		MODE1, MODE0 = GND; SLR = Vio, Delay from 50% of L3/L4 rising edge to 50% L2/L1 rising edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R _L on all 2 driver outputs = $3k\Omega$, -40 °C ≤ T _A ≤ 85 °C		640	1100	ns
t _{LB_RS232_f} alling	Delay from Logic input falling edge to logic output falling edge in RS-232 Loopback mode	MODE1, MODE0 = GND; SLR = GND, Delay from 50% of L3/L4 falling edge to 50% L2/L1 falling edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R _L on all 2 driver outputs = $3k\Omega$, -40 °C ≤ T _A ≤ 85 °C		570	760	ns
		MODE1, MODE0 = GND; SLR = Vio, Delay from 50% of L3/L4 falling edge to 50% L2/L1 falling edge, \overline{SHDN} = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R _L on all 2 driver outputs = 3kΩ, -40 °C ≤ T _A ≤ 85 °C		600	1460	ns
t _{SKEW_RS2}	Pulse skew from logic input to logic output in RS232 loopback mode	$ t_{LB_RS232_rising} - t_{LB_RS232_falling} $, SLR = Vio, -40 °C \leq T _A \leq 85 °C		100	860	ns
		$ t_{LB_RS232_rising} - t_{LB_RS232_falling} $, SLR = GND, -40 °C \leq T _A \leq 85 °C		70	250	ns

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信




5.15 Typical Characteristics



English Data Sheet: SLLSFS0




5.15 Typical Characteristics (continued)



English Data Sheet: SLLSFS0



5.15 Typical Characteristics (continued)





6 Parameter Measurement Information





図 6-1. Measurement of RS-485 Driver Differential Output Voltage With Common-Mode Load







図 6-2. Measurement of RS-485 Driver Differential and Common-Mode Output With RS-485 Load







図 6-3. Measurement of RS-485 Driver Differential Output Rise and Fall Times and Propagation Delays







図 6-4. Measurement of RS-485 Driver Enable and Disable Times With Active High Output and Pull-Down Load






図 6-5. Measurement of RS-485 Driver Enable and Disable Times With Active Low Output and Pull-up Load

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信






図 6-6. Measurement of RS-485 Receiver Output Rise and Fall Times and Propagation Delays




図 6-7. Measurement of RS-485 Receiver Enable/Disable Times in Half Duplex Mode






図 6-8. Measurement of RS-485 Receiver Enable Time from Shutdown with TX Disabled: Full duplex Mode




図 6-9. Termination Resistor Measurement












図 6-10. Termination Resistor Switching Measurement




図 6-11. Time from Shutdown to RS-232 Ready

19

Product Folder Links: THVD4421






図 6-12. Time to Switch from RS-232 2T2R Mode to RS-485 Full Duplex Mode and Back




図 6-13. Time to Switch from RS-232 Loopback to Normal RS-232 2T2R Mode and Back

資料に関するフィードバック(ご意見やお問い合わせ) を送信






図 6-14. Time to Switch from RS-485 Full Duplex to Half Duplex and Back




図 6-15. RS-232 Driver Prop Delay, Pulse Skew




図 6-16. RS-232 Driver Slew Rate



3V





図 6-17. RS-232 Receiver Propagation Delay, Pulse Skew



cycle, tr≤ 10ns, tf≤ 10ns.

C. t_{PLZ} and t_{PHZ} are same as t_{DIS} D. t_{PZL} and t_{PZH} are same as t_{EN}

図 6-18. RS-232 Receiver Enable and Disable Time

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLLSFS0

VOLTAGE WAVEFORMS



7 Detailed Description

7.1 Overview

THVD4421 is a highly integrated and robust multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layers. The device has two transmitters and two receivers to enable 2T2R RS-232 port. Device also integrates one transmitter and one receiver to enable half and full duplex RS-485 port. The MODE selection pins enable shared bus and logic pins for the protocols to share a common single connector.

The device has SLR pin which allows it to be used for two different maximum speed settings for RS-232 and for RS-485. This is beneficial as customers can qualify one device and use it in two separate end-applications. The devices also have flexible I/O supply pin V_{IO} which enables digital interface voltage range, from 1.65V to 5.5V, different from bus voltage supply 3V to 5.5V.

7.2 Functional Block Diagrams




図 7-1. THVD4421 Block Diagram



7.3 Feature Description

7.3.1 Integrated IEC ESD and EFT Protection

Internal ESD protection circuits protect all the transceiver bus pins (driver and receiver) against electrostatic discharges (ESD) according to IEC 61000-4-2 up to ±8kV for contact discharge and ±15kV (air-discharge) for all operating modes. Bus lines in RS-485 mode can also withstand electrical fast transients (EFT) according to IEC 61000-4-4 for up to ±4kV.

7.3.2 Protection Features

The THVD4421 bus pins are protected against any DC supply shorts in the range of -16V to +16V. In the RS-485 mode, the short circuit current is limited to ±250mA in order to comply with the TIA/EIA-485A standard. In RS-232 mode, current limiting of ±60mA is applicable for scenarios where bus pins can short to ground.

The device also features thermal shutdown protection that disables the driver and the receiver if the junction temperature exceeds the T_{SHDN} threshold due to excessive power dissipation on-chip.

Supply undervoltage protection is present on both V_{CC} and V_{IO} supplies. This maintains the bus output and receiver logic output in known driven state when both the supplies are above their rising undervoltage thresholds. $\gtrsim 7-1$ describes the device behavior in various scenarios of supply levels.

表 7-1. Supply Function Table

27 1. Supply I direction Table				
V _{CC}	V _{IO}	Driver Output	Receiver Output	
> UV _{VCC} (rising)	> UV _{VIO(rising)}	For RS-485 mode, determined by DIR and L3 inputs; For RS-232 mode, determined by L3, L4 inputs; For shutdown mode, Hi-Z	For RS-485 mode, determined by DIR and (R1-R2) or (R3-R4) inputs. For RS-232 mode, determined by R1, R2 inputs. For shutdown mode, Hi-Z	
< UV _{VCC(falling)}	> UV _{VIO(rising)}	High impedance	Undetermined	
> UV _{VCC(rising)}	< UV _{VIO(falling)}	High impedance	High impedance	
< UV _{VCC(falling)}	< UV _{VIO(falling)}	High impedance	High impedance	

Product Folder Links: THVD4421

INSTRUMENTS
www.ti.com/ja-jp

7.3.3 Receiver Fail-Safe Operation

The RS-485 differential receiver of the THVD4421 is failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200mV, and must output a low when V_{ID} is more negative than -200mV. The receiver parameters which determine the failsafe performance are V_{TH+} , V_{TH-} , and V_{HYS} (the separation between V_{TH+} and V_{TH-}). As shown in the Receiver Function table, differential signals more negative than -200mV always causes a low receiver output, and differential signals more positive than 200mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the V_{TH+} threshold, and the receiver output is high. Only when the differential input is more than V_{HYS} below V_{TH+} does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{TH+} .

7.3.4 Low-Power Shutdown Mode

Driving the SHDN pin low puts the device into the shutdown mode. This is the lowest power mode of the device and current consumption is 10µA typical. All the blocks are disabled in this mode.

7.3.5 On-chip Switchable Termination Resistor

THVD4421 has 2 termination resistors of nominal 120Ω , one across R1/R2 and another across R3/R4 in RS-485 mode. Both termination resistors are enabled or disabled using pins as described in $\frac{1}{8}$ 7-2. Both the termination resistors can be enabled or disabled independent of the state of driver or receiver. Termination is OFF in RS-232 loopback, RS-232 2T2R, RS-485 loopback, unpowered and thermal shutdown modes.

Signal state **Device mode** Function Comments 120Ω enabled between R1 and $TERM_TX = V_{IO}$ Full duplex mode Termination between R1/R2 is disabled by default 120Ω disabled between R1 and TERM TX = GND or floating Full duplex mode 120Ω enabled between R3 and TERM_RX = V_{IO} Full duplex mode Termination between R3/R4 is disabled by default 120Ω disabled between R3 and TERM RX = GND or floating Full duplex mode 120Ω enabled between R1 and $TERM_RX = X, TERM_TX = V_{IO}$ Half duplex mode In half duplex mode, TERM RX is don't care and TERM TX has TERM_RX = X, TERM_TX = 120Ω disabled between R1 and higher priority Half duplex mode GND

表 7-2. On-chip Termination Function Table

On-chip 120Ω termination resistor is designed to have minimum variation with temperature and across common mode voltage on bus pins. Also, the termination block offers a resistive load to the bus, and does not alter the magnitude or phase of the bus signals from DC to 20Mbps signaling.

資料に関するフィードバック(ご意見やお問い合わせ)を送信



7.3.6 Operational Data Rate

THVD4421 can be used in slow speed or fast speed RS-485 and RS-232 applications by configuring slew rate control (SLR) pin. 表 7-3 describes slew rate control function.

表 7-3. Slew Rate Control Function Table

Signal state	Driver	Receiver	Comment
SLR = V _{IO}	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Active high slew rate limiting applied on driver output. In this configuration, glitch filter in receiver path for RS-485 is enabled
SLR = GND or floating	Maximum speed of operation for RS-485= 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Maximum speed of operation for RS-485 = 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Slew rate limiting on driver output disabled.

For RS-485 half and full duplex modes, receiver path in the slow speed mode (500kbps) provides additional noise filtering. To attenuate high frequency noise pulses from the bus which can be wrongly interpreted as valid data, $SLR = V_{IO}$ enables a low pass filter to filter out pulses with frequency higher than typical 800kHz.

7.3.7 Diagnostic Loopback

THVD4421 provides complete diagnostic loopback mode for RS-232. This mode internally shorts bus outputs to bus inputs. So, if data is toggled from logic input, data reaches bus and is reflected back on logic buffer output. This enables MCU to detect bus side short (due to connector and cable) by comparing logic input and logic output.

In RS-232 loopback mode, L3 reflects on L2/R2/R3; L4 reflects on L1/R4/R1; enabling to detect short to ground on all bus pins from R1 through R4. RS-232 loopback mode is optimized for -40°C to 85°C ambient temperature. RS-232 diagnostic loopback can be performed on a node even with another node connected via cable, but listening node is not allowed to transmit anything on the RS232 lines while loopback is ongoing.

7.3.8 Integrated Charge Pump for RS-232

THVD4421 has integrated high-efficiency and low-noise charge pump to generate large output voltages for RS-232 signals. Charge pump consists of a voltage doubler and an inverter to regulate the voltage to nominal ± 5.5 V or ± 9.5 V for 3.3 V or 5 V V_{CC} operation respectively. Charge pump needs four external ceramic capacitors (2 flying capacitors and 2 storage capacitors) and allows for single supply operation for RS-232. For a generic description of RS-232 charge pump operation, please refer to the blog: How the RS-232 transceiver's regulated charge-pump circuitry works.

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *THVD4421*



7.4 Device Functional Modes




図 7-2. RS-232 Loopback mode

27

Product Folder Links: THVD4421




図 7-3. RS-232 2T2R Mode

English Data Sheet: SLLSFS0






図 7-4. RS-485 Half Duplex Mode




図 7-5. RS-485 Full Duplex Mode

English Data Sheet: SLLSFS0

7.4.1 RS-485 Functionality

When the driver enable pin, DIR, is logic high, the differential outputs R2 and R1 follow the logic states at data input L3. A logic high at L3 causes R2 to turn high and R1 to turn low. If the differential output voltage defined as $V_{OD} = V_{R2} - V_{R1}$ is positive. When L3 is low, the output states reverse: R1 turns high, R2 becomes low, and V_{OD} is negative.

When DIR is low, both outputs turn high-impedance. In this condition, the logic state at L3 is irrelevant. The DIR pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The L3 pin has an internal pull-up resistor to V_{IO} ; thus, when left open while the driver is enabled, output R2 turns high and R1 turns low.

3					
INPUT	ENABLE	OUTPUTS		FUNCTION	
L3	DIR	R2	R1	FUNCTION	
Н	Н	Н	L	Actively drive bus high	
L	Н	L	Н	Actively drive bus low	
×	L	High impedance	High impedance	Driver disabled	
×	OPEN	High impedance	High impedance	Driver disabled by default	
OPEN	Н	Н	L	Actively drive bus high by default	

表 7-4. Driver Function Table

表 7-4 is valid for both half duplex and full duplex modes, and is independent of state of TERM_TX, TERM_RX and SLR pins.

In full duplex mode, if \overline{SHDN} is high, receiver is always enabled. In half duplex mode, receiver is enabled is DIR = Low/floating and disabled if DIR = V_{IO}. When the differential input voltage defined as V_{ID} = V_{R2} – V_{R1} or V_{R3} – V_{R4} is higher than the positive input threshold, V_{TH+}, the receiver output, L2, turns high. When V_{ID} is lower than the negative input threshold, V_{TH-}, the receiver output, L2, turns low. If V_{ID} is between V_{TH+} and V_{TH-} the output is indeterminate.

In half duplex mode, when DIR is high, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

表 7-5 is valid irrespective of state of TERM_TX, TERM_RX and SLR pins. Other logic output L1 remains high in RS-485 mode.

DIFFERENTIAL INPUT	OUTPUT	FUNCTION	
$V_{ID} = V_{R2} - V_{R1}$ (Half duplex mode) or $V_{R3} - V_{R4}$ (Full duplex mode)	L2		
V _{TH+} < V _{ID}	Н	Receive valid bus high	
$V_{TH-} < V_{ID} < V_{TH+}$?	Indeterminate bus state	
V _{ID} < V _{TH-}	L	Receive valid bus low	
Х	High impedance for DIR = V _{IO} in Half duplex mode	Receiver disabled in half duplex mode for DIR = V _{IO}	
Open-circuit bus	Н	Fail-safe high output	
Short-circuit bus	Н	Fail-safe high output	
Idle (terminated) bus	Н	Fail-safe high output	

表 7-5. Receiver Function Table

資料に関するフィードバック(ご意見やお問い合わせ)を送信



7.4.2 RS-232 Functionality

In RS-232 mode, only way to disable driver is to go in shutdown mode by pulling SHDN pin low. A logic high at inputs for driver L3, L4 causes driver outputs R3, R4 to be driven low towards negative charge pump output V-. A logic low at inputs for driver L3, L4 causes driver outputs R3, R4 to be driven high towards positive charge pump output V+. If logic inputs are left floating, due to the pull-up resistors on driver logic inputs, the driver outputs are driven low towards V-.

表 7-6. Driver Function Table

INPUT	ENABLE	OUTPUTS	FUNCTION	
L3, L4	SHDN	R3, R4	FONCTION	
Н	Н	Low (driven towards V-)	Normal operation with inverting logic	
L	Н	H (Driven towards V+)	Normal operation with inverting logic	
X	L	High impedance	TX and RX are disabled in shutdown mode	
Open	Н	Low (driven towards V-)	Since pull-up on logic input pin, output driven low by default	

表 7-6 is valid irrespective of the state of SLR pin.

For the RS-232 receiver, if the receiver bus inputs are above rising threshold V_{IT+} , corresponding received logic output goes low. Also, if receiver bus inputs are below falling threshold V_{IT-} , corresponding received logic output goes high.

表 7-7. Receiver Function Table

RS-232 BUS INPUT	LOGIC OUTPUT	FUNCTION	
V _{IRx} (voltage on R1, R2)	L1, L2		
V _{IT+} < V _{IRx}	L	Normal operation with inverting logic	
$V_{IT-} < V_{IRx} < V_{IT+}$?	Indeterminate bus state	
$V_{IRx} < V_{IT}$	Н	Normal operation with inverting logic	
X	High impedance for SHDN = GND	Receiver disabled in shutdown mode	
Open-circuit bus	Н	Fail-safe high output	

表 7-7 is valid irrespective of the state of SLR pin.

7.4.3 Mode Control

表 7-8. MODE Control Function Table

MODE1	MODE0	Operating mode	Function
L	L	RS-232 loopback, charge pump is ON, V+/V- are regulated	L3 reflects on L2/R2/R3; L4 reflects on L1/R4/R1
L	Н	RS-232 2T2R mode, charge pump is ON, V+/V- are regulated	2T2R mode; L3, L4 are Logic inputs for RS232 driver; L1, L2 are Logic outputs
Н	L	RS-485 half duplex mode (charge pump is off)	L2 is RX Logic output; L3 is Driver Logic input; R1 R2 are Bus inverting and non-inverting terminals respectively
Н	Н	RS-485 full duplex mode (charge pump is off)	R1R2 are inverting and non- inverting driver terminals; R3R4 are non-inverting and inverting receiver terminals.

資料に関するフィードバック(ご意見やお問い合わせ) を送信



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

THVD4421 is a highly integrated multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layer and is used for asynchronous data transmissions. MODE pins allow for the configuration of different operating modes. Device allows point-to-point RS-232 communication port and multipoint RS-485 communication port over common connector. The device also features integrated 120Ω switchable termination resistor on RS-485 bus lines which enables same device to be used for middle nodes or end nodes in an RS-485 network. When the device is configured in RS-232 mode, RS-485 circuits and 120Ω termination are disabled and do not interfere in RS-232 communication. For RS-232 communication, charge pump and $5k\Omega$ resistor to ground on receiver bus pins is integrated in the device. This $5k\Omega$ resistor and charge pump is automatically disabled in RS-485 mode. Slew rate limiting pin is provided so that same device can be used in slow speed or fast speed RS-485 and RS-232 applications. When ultra-low power consumption is needed, device can be put in shutdown mode using \overline{SHDN} pin. All these features make the device completely flexible and suitable for various application needs. Integration of termination resistor saves significant PCB area compared to discrete implementation.

8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




図 8-1. Typical RS-485 Network With Half-Duplex Transceivers

33

Product Folder Links: THVD4421




図 8-2. Typical RS-485 Network With Full-Duplex Transceivers

THVD4421 can be used in both networks (half and full duplex) and at all nodes (end node or middle nodes) since device has the configurability based on MODE1, MODE0 pins and TERM_TX, TERM_RX pins.

THVD4421 also consists of two line drivers, two line receivers and dual charge pump circuit to enable RS-232 serial communication port. This device provides the electrical interface between an asynchronous communication controller and the serial-port connector.

8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes. RS-232 is more suitable for debug or configuration point to point applications.

8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10kbps and 100kbps, some applications require data rates up to 250kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

Even higher data rates are achievable (that is, 50Mbps for the THVD24xxV) when the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.




図 8-3. Cable Length vs Data Rate Characteristic

資料に関するフィードバック(ご意見やお問い合わせ) を送信



8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections of varying phase as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in ± 1 .

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 × 10⁸ m/s)
- v is the signal velocity of the cable or trace as a factor of c

8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately $12k\Omega$. Because the THVD4421 device in RS-485 half and full duplex mode consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible for a limited common mode range of - 7V to 12V.

資料に関するフィードバック(ご意見やお問い合わせ)を送信



8.2.2 Detailed Design Procedure

☑ 8-4 suggests an application schematic for THVD4421. Device has all logic pins on one side and bus side pins on other side to enable a flow-through layout in end application.

All V_{CC} power pins should have 1µF decoupling capacitor close to the respective device pins. RS-232 charge pump is designed such that 100nF charge pump capacitors work for both 3.3V and 5V operating V_{CC} supply.





図 8-4. Typical application diagram for THVD4421




8.2.3 Application Curves





8.2.3 Application Curves (continued)



8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be decoupled with a ceramic capacitor located as close to the supply pins as possible. Recommended bypass capacitor for V_{CC} is $1\mu F$, for V_{IO} is 100nF, for V+, V- charge pump voltage supplies is 100nF. Besides this, two charge pump flying capacitors of 100 nF each are needed between C1+, C1- terminals and between C2+, C2- terminals. For V_{CC} = 3.3V $\pm 10\%$, V+ and V- voltages are regulated to +5.5V and -5.5 V typically. If an application needs larger RS-232 output voltages, V_{CC} = 5V \pm 10% is recommended because V+ and V- are regulated to ± 9.5 V.



8.4 Layout

8.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. THVD4421 has integrated IEC ESD and EFT protection. So, if the application does not need IEC Surge protection, external transient protection may not needed. Since these transients have a wide frequency bandwidth (from approximately 3MHz to 300MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the external protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply decoupling capacitors as close as possible to the V_{CC} , V_{IO} , V+, V- pins of transceiver.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Optionally, use $1k\Omega$ to $10k\Omega$ pull-up and pull-down resistors for control lines to limit noise currents in these lines during transient events.

Product Folder Links: THVD4421

資料に関するフィードバック(ご意見やお問い合わせ)を送信

English Data Sheet: SLLSFS0

39



8.4.2 Layout Example




図 8-13. Layout Example

9 Device and Documentation Support

9.1 Device Support

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をク リックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細に ついては、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

表 10-1.

DATE	REVISON	NOTES		
April 2024	*	Initial release		

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

41

English Data Sheet: SLLSFS0

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 3-May-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THVD4421RHBR	ACTIVE	VQFN	RHB	32	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	THVD 4421	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


4224745/A



VQFN - 1 mm max height



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated