


TLIN2029A-Q1 フォルト保護付き LIN トランシーバ、ドミナント状態タイムアウト機能付き

1 特長


- 車載アプリケーション向けに AEC-Q100 認定済み
- LIN 2.0、LIN 2.1、LIN 2.2、LIN 2.2A、ISO/DIS 17987-4 電氣的物理層 (EPL) 仕様に準拠
- SAE J2602-1 車載用途向け LIN ネットワークに準拠
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能
- 12V および 24V アプリケーションをサポート
- 最高 20kbps の LIN 送信データレート
- 最高 100kbps の LIN 受信データレート
- 広い動作時電源電圧範囲: 4V~48V
- スリープモード: 超低消費電流で、次のウェイクアップイベントに対応
 - LIN バス
 - EN 経由のローカル ウェイクアップ
- LIN バスと RXD 出力は電源オン/オフ時にグリッチフリーで動作
- 保護機能:
 - LIN バスの障害耐性: $\pm 60V$
 - V_{SUP} の低電圧保護
 - TXD ドミナントタイムアウト保護 (DTO)
 - サーマル シャットダウン保護機能
 - 電源なしノードまたはグランド切断に対するシステムレベルのフェイルセーフ
- SOIC (8) とウェットダブル フランク付きリードレス VSON (8) で供給

2 アプリケーション

- ボディエレクトロニクスおよび照明
- インフォテインメントおよびクラスタ
- ハイブリッド電気自動車およびパワートレインシステム
- パッシブ型安全運転支援システム
- 電化製品



概略回路図、コマンドモード



概略回路図、レスポндаモード

3 概要

TLIN2029A-Q1 は、ウェイクアップおよび保護機能を内蔵し、LIN 2.0、LIN 2.1、LIN 2.2、LIN 2.2 A、および ISO/DIS 17987-4 規格に準拠したローカル相互接続ネットワーク (LIN) 物理層トランシーバです。LIN は、データレートが最高 20kbps の車載ネットワークで一般に使用されている単線式双方向バスです。TLIN2029A-Q1 は、幅広い動作電圧に対応し、かつ追加のバスフォルト保護機能を備えた 12V および 24V アプリケーションをサポートするように設計されています。

LIN レシーバは、高速インラインプログラミング用に最大 100kbps のデータレートをサポートしています。TLIN2029A-Q1 は、電磁放射 (EME) を低減する電流制限波形整形ドライバを使用して、TXD 入力 of データストリームを LIN バス信号に変換します。本レシーバは、データストリームを論理レベル信号に変換し、オープンドレインの RXD ピンを経由してマイクロプロセッサに送信します。スリープモードから LIN バスや EN ピンによるウェイクアップが可能のため、非常に低い消費電流を実現できます。

TLIN2029A-Q1 には LIN レスポндаノードアプリケーション用の抵抗、ESD 保護、フォルト保護が内蔵されているため、アプリケーションの外付け部品数を減らせます。このデバイスでは、グランドのシフトまたは電源電圧の切断が発生しても、電流が LIN 経由で電源入力に逆流することはありません。TLIN2029A-Q1 は、低電圧検出、サーマルシャットダウン保護、グランド喪失保護機能も内蔵しています。

パッケージ情報

部品番号	パッケージ (1)	パッケージサイズ(2)
TLIN2029A-Q1	SOIC (D) (8)	4.9mm × 6mm
	VSON (DRB) (8)	3mm × 3mm


- (1) 詳細については、[セクション 11](#) を参照してください。
- (2) パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。




Table of Contents

1 特長	1	7.3 Feature Description.....	23
2 アプリケーション	1	7.4 Device Functional Modes.....	26
3 概要	1	8 Application Information Disclaimer	28
4 Pin Configuration and Functions	3	8.1 Application Information.....	28
5 Specifications	4	8.2 Typical Application.....	28
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	30
5.2 ESD Ratings.....	4	8.4 Layout.....	30
5.3 ESD Ratings - IEC.....	4	9 Device and Documentation Support	32
5.4 Thermal Information.....	5	9.1 Documentation Support.....	32
5.5 Recommended Operating Conditions.....	6	9.2 Receiving Notification of Documentation Updates....	32
5.6 Electrical Characteristics.....	6	9.3 サポート・リソース.....	32
5.7 Duty Cycle Characteristics.....	8	9.4 Trademarks.....	32
5.8 Timing Requirements.....	10	9.5 静電気放電に関する注意事項.....	33
5.9 Typical Characteristics.....	12	9.6 用語集.....	33
6 Parameter Measurement Information	14	10 Revision History	33
7 Detailed Description	22	11 Mechanical, Packaging, and Orderable Information	33
7.1 Overview.....	22		
7.2 Functional Block Diagram.....	22		

4 Pin Configuration and Functions




**4-1. D Package, 8-Pin (SOIC)
(Top View)**




**4-2. DRB Package, 8-Pin (VSON)
(Top View)**

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
RXD	1	DO	RXD output (open-drain) interface reporting state of LIN bus voltage
EN	2	DI	Enable input - High puts the device in normal operation mode and low puts the device in sleep mode
NC	3	–	Not connected
TXD	4	DI	TXD input interface to control state of LIN output - Internally pulled to ground
GND	5	GND	Ground
LIN	6	HV I/O	LIN bus single-wire transmitter and receiver
V _{SUP}	7	HV Supply	Device supply voltage (connected to battery in series with external reverse blocking diode)
NC	8	–	Not connected
Thermal Pad		-	Can be connected to the PCB ground plane to improve thermal coupling (DRB package only)

5 Specifications

5.1 Absolute Maximum Ratings

(1) (2)

Symbol	Parameter	MIN	MAX	UNIT
V_{SUP}	Supply voltage range (ISO/DIS 17987)	-0.3	60	V
V_{LIN}	LIN bus input voltage (ISO/DIS 17987)	-60	60	V
V_{LOGIC}	Logic pin voltage (RXD, TXD, EN)	-0.3	6	V
I_O	Digital pin output current		8	mA
T_J	Junction temperature range	-55	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to ground terminal.

5.2 ESD Ratings

ESD Ratings			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM) classification level 3A: TXD, RXD, EN Pins, per AEC Q100-002 ⁽¹⁾	±4000	V
		Human body model (HBM) classification level 3B: LIN and V_{SUP} Pin with respect to ground	±8000	
		Charged device model (CDM) classification level C5, per AEC Q100-011	All terminals ±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 ESD Ratings - IEC

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	LIN, V_{SUP} to GND ⁽¹⁾	±8000	V

IEC 62228-2 per ISO 10605
Contact discharge
R = 330 Ω, C = 150 pF

5.3 ESD Ratings - IEC (続き)

			VALUE	UNIT	
V _{TRAN}	Non-synchronous transient injection	LIN , V _{SUP} to GND	IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 1	-100	V
			IEC 62215-3 24 V electrical systems (2) Pulse 1	-450	
			IEC 62228-2 per IEC 62215-3 12 V electrical systems 24 V electrical systems (2) Pulse 2	75	
			IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 3a	-150	
			IEC 62215-3 24 V electrical systems (2) Pulse 3a	-225	
			IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 3b	100	
			IEC 62215-3 24 V electrical systems (2) Pulse 3b	225	

- (1) Results given here are specific to the IEC 62228-2 Integrated circuits – EMC evaluation of transceivers – Part 2: LIN transceivers. Testing performed by OEM approved independent 3rd party, EMC report available upon request.
- (2) Verified during characterization

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLIN2029AD-Q1	TLIN2029ADRB-Q1	UNIT
		D (SOIC)	DRB (VSON)	
		8-PINS	8-PINS	
R _{ΘJA}	Junction-to-ambient thermal resistance	115.5	48.5	°C/W
R _{ΘJC(top)}	Junction-to-case (top) thermal resistance	58.7	55.5	°C/W
R _{ΘJB}	Junction-to-board thermal resistance	58.9	22.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	14.1	1.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	58.2	22.2	°C/W
R _{ΘJC(bot)}	Junction-to-case (bottom) thermal resistance	--	4.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Recommended Operating Conditions

 parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER - DEFINITION		MIN	NOM	MAX	UNIT
V_{SUP}	Supply voltage	4		48	V
V_{LIN}	LIN Bus input voltage	0		48	V
V_{LOGIC}	Logic Pin Voltage (RXD, TXD, EN)	0		5.25	V
T_A	Ambient temperature range	-40		125	$^{\circ}\text{C}$

5.6 Electrical Characteristics

 parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply						
V_{SUP}	Operational supply voltage (ISO/DIS 17987 Param 10)	Device is operational beyond the LIN defined nominal supply voltage range See Figure 8-1 and Figure 8-2	4		48	V
V_{SUP}	Nominal supply voltage (ISO/DIS 17987 Param 10)	Normal and Standby Modes: ramp V_{SUP} while LIN signal is a 10 kHz square wave with 50 % duty cycle and 36V swing. See Figure 8-1 and Figure 8-2	4		48	V
		Sleep Mode	4		48	V
UV_{SUP}	Under voltage V_{SUP} threshold	Min is falling edge and Max is rising edge	2.9		3.85	V
UV_{HYS}	Delta hysteresis voltage for V_{SUP} under voltage threshold			0.2		V
I_{SUP}	Supply current	Normal Mode: EN = high, bus dominant: total bus load where $R_{\text{LIN}} > 500 \Omega$ and $C_{\text{LIN}} < 10 \text{ nF}$		1.2	5	mA
		Standby Mode: EN = low, bus dominant: total bus load where $R_{\text{LIN}} > 500 \Omega$ and $C_{\text{LIN}} < 10 \text{ nF}$		1	2.1	mA
I_{SUP}	Supply current	Normal Mode: EN = high, bus recessive: LIN = V_{SUP} ,		400	700	μA
		Standby Mode: EN = low, bus recessive: LIN = V_{SUP} ,		20	35	μA
		Sleep Mode: $4.0 \text{ V} < V_{\text{SUP}} \leq 27 \text{ V}$, LIN = V_{SUP} , EN = 0 V, TXD and RXD floating		9	15	μA
		Sleep Mode: $27 \text{ V} < V_{\text{SUP}} \leq 48 \text{ V}$, LIN = V_{SUP} , EN = 0 V, TXD and RXD floating			30	μA
TSD	Thermal shutdown		165			$^{\circ}\text{C}$
$TSD_{(\text{HYS})}$	Thermal shutdown hysteresis			15		$^{\circ}\text{C}$
RXD Output Pin (Open Drain)						
V_{OL}	Output low voltage	Based upon external pull-up to V_{CC} ⁽⁴⁾			0.6	V
I_{OL}	Low level output current, open drain	LIN = 0 V, RXD = 0.4 V	1.5			mA
I_{ILG}	Leakage current, high-level	LIN = V_{SUP} , RXD = 5 V	-5	0	5	μA
TXD Input Pin						
V_{IL}	Low level input voltage		-0.3		0.8	V
V_{IH}	High level input voltage		2		5.25	V
I_{ILG}	Low level input leakage current	TXD = low	-5	0	5	μA
R_{TXD}	Internal pull-down resistor value		125	350	800	k Ω
LIN PIN						

5.6 Electrical Characteristics (続き)

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	HIGH level output voltage ⁽³⁾	LIN recessive, TXD = high, I _O = 0 mA, 7 V ≤ V _{SUP} ≤ 48 V	0.85			V _{SUP}
V _{OH}	LIN recessive high-level output voltage ^{(1) (2)}	TXD = high, I _O = 0 mA, 7 V ≤ V _{SUP} ≤ 18 V	0.8			V _{SUP}
V _{OH}	HIGH level output voltage ⁽³⁾	LIN recessive, TXD = high, I _O = 0 mA, V _{SUP} = 4 V ≤ V _{SUP} < 7 V	3			V
V _{OL}	LOW level output voltage ⁽³⁾	LIN dominant, TXD = low, V _{SUP} = 7 V to 48 V			0.2	V _{SUP}
V _{OL}	LIN dominant low-level output voltage ^{(1) (2)}	TXD = low, 7 V ≤ V _{SUP} ≤ 18 V			0.2	V _{SUP}
V _{OL}	LOW level output voltage ⁽³⁾	LIN dominant, TXD = low, V _{SUP} = 4 V ≤ V _{SUP} < 7 V			1.2	V
V _{SUP_NON_OP}	VSUP where impact of recessive LIN bus < 5% (ISO/DIS 17987 Param 11)	TXD & RXD open LIN = 4 V to 58 V	-0.3		58	V
I _{BUS_LIM}	Limiting current (ISO/DIS 17987 Param 57)	TXD = 0 V, V _{LIN} = 36 V, R _{MEAS} = 440 Ω, V _{SUP} = 36 V, V _{BUSdom} < 4.518 V	75	120	300	mA
I _{BUS_PAS_dom}	Receiver leakage current, dominant (ISO/DIS 17987 Param 13, 58)	LIN = 0 V, V _{SUP} = 24 V Driver off/ recessive, Figure 8-6	-1			mA
I _{BUS_PAS_rec1}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14, 59)	LIN > V _{SUP} , 4 V ≤ V _{SUP} ≤ 45 V Driver off; Figure 8-7			20	μA
I _{BUS_PAS_rec2}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14, 59)	LIN = V _{SUP} , Driver off; Figure 8-7	-5		5	μA
I _{BUS_NO_GND}	Leakage current, loss of ground (ISO/DIS 17987 Param 15, 60)	GND = V _{SUP} , V _{SUP} = 27 V, LIN = 0 V; Figure 8-8	-1		1	mA
I _{BUS_NO_GND}	Leakage current, loss of ground (ISO/DIS 17987 Param 15, 60)	GND = V _{SUP} , V _{SUP} ≥ 36 V, LIN = 0 V; Figure 8-8	-1.5		1.5	mA
I _{leak_gnd(dom)}	Leakage current, loss of ground ⁽⁵⁾	V _{SUP} = 8 V, GND = open, V _{SUP} = 18 V, GND = open R _{Commander} = 1 kΩ, C _L = 1 nF R _{Responder} = 20 kΩ, C _L = 1 nF LIN = dominant	-1		1	mA
I _{leak_gnd(rec)}	Leakage current, loss of ground ⁽⁵⁾	V _{SUP} = 8 V, GND = open, V _{SUP} = 18 V, GND = open R _{Commander} = 1 kΩ, C _L = 1 nF R _{Responder} = 20 kΩ, C _L = 1 nF LIN = recessive	-100		100	μA
I _{BUS_NO_BAT}	Leakage current, loss of supply (ISO/DIS 17987 Param 16, 61)	LIN = 48 V, V _{SUP} = GND; Figure 8-9			5	μA
V _{BUSdom}	Low level input voltage (ISO/DIS 17987 Param 17, 62)	LIN dominant (including LIN dominant for wake up) See Figure 8-4 , Figure 8-3			0.4	V _{SUP}
V _{BUSrec}	High level input voltage (ISO/DIS 17987 Param 18, 63)	LIN recessive See Figure 8-4 , Figure 8-3	0.6			V _{SUP}
V _{IH}	LIN recessive high-level input voltage ^{(1) (2)}	7 V ≤ V _{SUP} ≤ 18 V	0.47		0.6	V _{SUP}
V _{IL}	LIN dominant low-level input voltage ^{(1) (2)}	7 V ≤ V _{SUP} ≤ 18 V	0.4		0.53	V _{SUP}
V _{BUS_CNT}	Receiver center threshold (ISO/DIS 17987 Param 19, 64)	V _{BUS_CNT} = (V _{BUSrec} + V _{BUSdom})/2 See Figure 8-4 , Figure 8-3	0.475	0.5	0.525	V _{SUP}
V _{HYS}	Hysteresis voltage (ISO/DIS 17987 Param 20, 65)	V _{HYS} = (V _{BUSrec} - V _{BUSdom}) See Figure 8-4 , Figure 8-3			0.175	V _{SUP}
V _{HYS}	Hysteresis voltage (SAE J2602)	V _{HYS} = V _{IH} - V _{IL} See Figure 8-4 , Figure 8-3	0.07		0.175	V _{SUP}

5.6 Electrical Characteristics (続き)

 parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SERIAL_DIODE}	Serial diode LIN termination pull-up path	I _{SERIAL_DIODE} = 10 μA	0.4	0.7	1	V
R _{PU}	Internal pull-up resistor to V _{SUP}	Normal and standby modes	20	45	60	kΩ
I _{RSLEEP}	Pull-up current source to V _{SUP}	Sleep mode, V _{SUP} = 27 V, LIN = GND	-20		-2	μA
C _{LINPIN}	Capacitance of the LIN pin	V _{SUP} = 14 V			25	pF
EN Input Pin						
V _{IL}	Low level input voltage		-0.3		0.8	V
V _{IH}	High level input voltage		2		5.25	V
V _{IT}	Hysteresis voltage	By design and characterization		50	500	mV
I _{ILG}	Low level input current	EN = low	-5	0	5	μA
R _{EN}	Internal pull-down resistor		125	350	800	kΩ

- SAE 2602 commander node load conditions: 5.5 nF/4 kΩ and 899 pF/20 kΩ
- SAE 2602 responder node load conditions: 5.5 nF/875 Ω and 899 pF/900 Ω
- ISO 17987 bus load conditions (C_{LINBUS}, R_{LINBUS}) include 1 nF/1 kΩ; 6.8 nF/660 Ω; 10 nF/500 Ω.
- RXD uses open drain output structure therefore V_{OL} level is based upon microcontroller supply voltage V_{CC}.
- $I_{\text{leak gnd}} = (V_{\text{BAT}} - V_{\text{LIN}})/R_{\text{Load}}$

5.7 Duty Cycle Characteristics

 parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D1 _{12V}	Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽³⁾	TH _{REC(MAX)} = 0.744 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 7 V to 18 V, t _{BIT} = 50 μs (20 kbps), D1 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 8-10, Figure 8-11)	0.396			
D1 _{12V}	Duty Cycle 1 (ISO/DIS 17987 Param 27) ^{(3) (4)}	TH _{REC(MAX)} = 0.625 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 4 V to 7 V, t _{BIT} = 50 μs (20 kbps), D1 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 8-10, Figure 8-11)	0.396			
D1	Duty cycle 1 ^{(1) (2) (4)}	TH _{REC(MAX)} = 0.744 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 7 V to 18 V, t _{BIT} = 52 μs, D1 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 8-10, Figure 8-11)	0.396			
D2 _{12V}	Duty Cycle 2 (ISO/DIS 17987 Param 28) ⁽³⁾	TH _{REC(MIN)} = 0.422 x V _{SUP} , TH _{DOM(MIN)} = 0.284 x V _{SUP} , V _{SUP} = 7 V to 18 V, t _{BIT} = 50 μs (20 kbps), D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) (See Figure 8-10, Figure 8-11)			0.581	
D2 _{12V}	Duty Cycle 2 ^{(3) (4)}	TH _{REC(MIN)} = 0.546 x V _{SUP} , TH _{DOM(MIN)} = 0.4 x V _{SUP} , V _{SUP} = 4 V to 7 V, t _{BIT} = 50 μs (20 kbps), D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) (See Figure 8-10, Figure 8-11)			0.581	
D2	Duty Cycle 2 ^{(1) (2) (4)}	TH _{REC(MIN)} = 0.422 x V _{SUP} , TH _{DOM(MIN)} = 0.284 x V _{SUP} , V _{SUP} = 7 V to 18 V, t _{BIT} = 52 μs, D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) (See Figure 8-10, Figure 8-11)			0.581	
D3 _{12V}	Duty Cycle 3 (ISO/DIS 17987 Param 29) ⁽³⁾	TH _{REC(MAX)} = 0.778 x V _{SUP} , TH _{DOM(MAX)} = 0.616 x V _{SUP} , V _{SUP} = 7 V to 18 V, t _{BIT} = 96 μs (10.4 kbps), D3 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 8-10, Figure 8-11)	0.417			

5.7 Duty Cycle Characteristics (続き)

parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D3 _{12V}	Duty Cycle 3 ^{(3) (4)}	$TH_{REC(MAX)} = 0.645 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$, $V_{SUP} = 4\text{ V to }7\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.417			
D3	Duty Cycle 3 ^{(1) (2) (4)}	$TH_{REC(MAX)} = 0.778 \times V_{SUP}$ $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$ $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.417			
D4 _{12V}	Duty Cycle 4 (ISO/DIS 17987 Param 30) ⁽³⁾	$TH_{REC(MIN)} = 0.389 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.251 \times V_{SUP}$, $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.59	
D4 _{12V}	Duty Cycle 4 ^{(3) (4)}	$TH_{REC(MIN)} = 0.422 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.284 \times V_{SUP}$, $V_{SUP} = 4\text{ V to }7\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.59	
D4	Duty Cycle 4 ^{(1) (2) (4)}	$TH_{REC(MIN)} = 0.389 \times V_{SUP}$ $TH_{DOM(MIN)} = 0.251 \times V_{SUP}$ $V_{SUP} = 7\text{ V to }18\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.59	
D1 _{24V}	Duty Cycle 1 (ISO/DIS 17987 Param 72)	$TH_{REC(MAX)} = 0.710 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.544 \times V_{SUP}$, $V_{SUP} = 15\text{ V to }36\text{ V}$, $t_{BIT} = 50\ \mu\text{s}$ (20 kbps), $D1 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.33			
D2 _{24V}	Duty Cycle 2 (ISO/DIS 17987 Param 73)	$TH_{REC(MIN)} = 0.446 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.302 \times V_{SUP}$, $V_{SUP} = 15.6\text{ V to }36\text{ V}$, $t_{BIT} = 50\ \mu\text{s}$ (20 kbps), $D2 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.642	
D3 _{24V}	Duty Cycle 3 (ISO/DIS 17987 Param 74)	$TH_{REC(MAX)} = 0.744 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.581 \times V_{SUP}$, $V_{SUP} = 7\text{ V to }36\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.386			
D3 _{24V}	Duty Cycle ⁽⁴⁾	$TH_{REC(MAX)} = 0.645 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.581 \times V_{SUP}$, $V_{SUP} = 4\text{ V to }7\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)	0.386			
D4 _{24V}	Duty Cycle 4 (ISO/DIS 17987 Param 75) ⁽⁴⁾	$TH_{REC(MIN)} = 0.422 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.284 \times V_{SUP}$, $V_{SUP} = 4.6\text{ V to }36\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See Figure 8-10 , Figure 8-11)			0.591	
D1 _{LB}	Duty cycle 1 at low battery ^{(1) (2) (4)}	$TH_{REC(MAX)} = 0.665 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.499 \times V_{SUP}$, $V_{SUP} = 5.5\text{ V to }7\text{ V}$, $t_{BIT} = 52\ \mu\text{s}$	0.396			
D2 _{LB}	Duty cycle 2 at low battery ^{(1) (2) (4)}	$TH_{REC(MAX)} = 0.496 \times V_{SUP}$ $TH_{DOM(MAX)} = 0.361 \times V_{SUP}$ $V_{SUP} = 6.1\text{ V to }7\text{ V}$, $t_{BIT} = 52\ \mu\text{s}$			0.581	
D3 _{LB}	Duty cycle 3 at low battery ^{(1) (2) (4)}	$TH_{REC(MAX)} = 0.665 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.499 \times V_{SUP}$, $V_{SUP} = 5.5\text{ V to }7\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$	0.396			

5.7 Duty Cycle Characteristics (続き)

 parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D4 _{LB}	Duty cycle 4 at low battery ⁽¹⁾ ⁽²⁾ ⁽⁴⁾	$T_{H_{REC(MAX)}} = 0.496 \times V_{SUP}$ $T_{H_{DOM(MAX)}} = 0.361 \times V_{SUP}$ $V_{SUP} = 6.1 \text{ V to } 7 \text{ V}, t_{BIT} = 96 \mu\text{s}$			0.581	
Tr-d max	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ ⁽⁴⁾ Recessive to dominant	$T_{H_{REC(MAX)}} = 0.744 \times V_{SUP}$ $T_{H_{DOM(MAX)}} = 0.581 \times V_{SUP}$ $7 \text{ V} \leq V_{SUP} \leq 18 \text{ V}, t_{BIT} = 52 \mu\text{s}$ $t_{REC(MAX)}_{D1} - t_{DOM(MIN)}_{D1}$			10.8	μs
Td-r max	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ ⁽⁴⁾ Dominant to recessive	$T_{H_{REC(MAX)}} = 0.422 \times V_{SUP}$ $T_{H_{DOM(MAX)}} = 0.284 \times V_{SUP}$ $7 \text{ V} \leq V_{SUP} \leq 18 \text{ V}, t_{BIT} = 52 \mu\text{s}$ $t_{DOM(MAX)}_{D2} - t_{REC(MIN)}_{D2}$			8.4	μs
Tr-d max	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ ⁽⁴⁾ Recessive to dominant	$T_{H_{REC(MAX)}} = 0.778 \times V_{SUP}$ $T_{H_{DOM(MAX)}} = 0.616 \times V_{SUP}$ $7 \text{ V} \leq V_{SUP} \leq 18 \text{ V}, t_{BIT} = 96 \mu\text{s}$ $t_{REC(MAX)}_{D3} - t_{DOM(MIN)}_{D3}$			15.9	μs
Td-r max	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ ⁽⁴⁾ Dominant to recessive	$T_{H_{REC(MIN)}} = 0.389 \times V_{SUP}$ $T_{H_{DOM(MIN)}} = 0.251 \times V_{SUP}$ $7 \text{ V} \leq V_{SUP} \leq 18 \text{ V}, t_{BIT} = 96 \mu\text{s}$ $t_{DOM(MAX)}_{D4} - t_{REC(MIN)}_{D4}$			17.28	μs
Tr-d max _{low}	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ ⁽⁴⁾ Recessive to dominant	$T_{H_{REC(MAX)}} = 0.665 \times V_{SUP}$ $T_{H_{DOM(MAX)}} = 0.499 \times V_{SUP}$ $5.5 \text{ V} \leq V_{SUP} \leq 7 \text{ V}, t_{BIT} = 52 \mu\text{s}$ $t_{REC(MAX)}_{low} - t_{DOM(MIN)}_{low}$			10.8	μs
Td-r max _{low}	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ ⁽⁴⁾ Dominant to recessive	$T_{H_{REC(MAX)}} = 0.496 \times V_{SUP}$ $T_{H_{DOM(MAX)}} = 0.361 \times V_{SUP}$ $6.1 \text{ V} \leq V_{SUP} \leq 7 \text{ V}, t_{BIT} = 52 \mu\text{s}$ $t_{DOM(MAX)}_{low} - t_{REC(MIN)}_{low}$			8.4	μs

- (1) SAE 2602 commander node load conditions: 5.5 nF/4 k Ω and 899 pF/20 k Ω
 (2) SAE 2602 responder node load conditions: 5.5 nF/875 Ω and 899 pF/900 Ω
 (3) ISO 17987 bus load conditions (C_{LINBUS}, R_{LINBUS}) include 1 nF/1 k Ω ; 6.8 nF/660 Ω ; 10 nF/500 Ω .
 (4) Specified by design

5.8 Timing Requirements

 parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)


SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{rx_pdr} , t _{rx_pdf}	Receiver rising propagation delay time (ISO/DIS 17987 Param 31, 76)	R _{RXD} = 2.4 k Ω , C _{RXD} = 20 pF (See Figure 8-12 and Figure 8-13)			6	μs
t _{rx_sym}	Symmetry of receiver propagation delay time Receiver rising propagation delay time	Rising edge with respect to falling edge, (t _{rx_sym} = t _{rx_pdf} - t _{rx_pdr}), R _{RXD} = 2.4 k Ω , C _{RXD} = 20 pF (See Figure 8-12 and Figure 8-13)	-2		2	μs
t _{LINBUS}	LIN wakeup time (Minimum dominant time on LIN bus for wakeup)	See Figure 8-16 , Figure 9-2 , and Figure 9-3	25	65	150	μs
t _{CLEAR}	Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 9-3	8	25	50	μs
t _{DST}	Dominant state time out		20	45	80	ms
t _{MODE_CHANGE}	Mode change delay time	Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin (See Figure 8-14 and Figure 9-4)	2		15	μs

5.8 Timing Requirements (続き)


parameters valid across $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ (unless otherwise noted)

SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_{NOMINT}	Normal mode initialization time	Time for normal mode to initialize and data on RXD pin to be valid See Figure 8-14			35	μs
t_{PWR}	Power up time	Upon power up time it takes for valid data on RXD			1.5	ms


5.9 Typical Characteristics




5-1. V_{OH} vs V_{SUP} and Temperature




5-2. V_{OL} vs V_{SUP} and Temperature




5-3. Dominant I_{SUP} vs V_{SUP} and Temperature



5-4. Recessive I_{SUP} vs V_{SUP} and Temperature



5-5. Standby Dominant I_{SUP} vs V_{SUP} and Temperature



5-6. Standby Recessive I_{SUP} vs V_{SUP} and Temperature






図 5-7. Sleep Current vs V_{SUP} and Temperature

6 Parameter Measurement Information




Copyright © 2017, Texas Instruments Incorporated


☒ 6-1. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10




☒ 6-2. RX Response: Operating Voltage Range




☒ 6-3. LIN Bus Input Signal



☒ 6-4. LIN Receiver Test with RX access Param 17, 18, 19, 20




☒ 6-5. $V_{SUP_NON_OP}$ Param 11




Copyright © 2017, Texas Instruments Incorporated

図 6-6. Test Circuit for $I_{BUS_PAS_dom}$; TXD = Recessive State $V_{BUS} = 0 V$, Param 13




Copyright © 2017, Texas Instruments Incorporated

図 6-7. Test Circuit for $I_{BUS_PAS_rec}$ Param 14



 **6-8. Test Circuit for $I_{BUS_NO_GND}$ Loss of GND**



 **6-9. Test Circuit for $I_{BUS_NO_BAT}$ Loss of Battery**




图 6-10. Test Circuit Slope Control and Duty Cycle Param 27, 28, 29, 30





图 6-11. Definition of Bus Timing Parameters



Copyright © 2017, Texas Instruments Incorporated

图 6-12. Propagation Delay Test Circuit; Param 31, 32




图 6-13. Propagation Delay




图 6-14. Mode Transitions





图 6-15. Wakeup Through EN



☒ 6-16. Wakeup through LIN

7 Detailed Description


7.1 Overview

The TLIN2029A-Q1 is a Local Interconnect Network (LIN) physical layer transceiver, compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4 standards, with integrated wake-up and protection features. The LIN bus is a single-wire bidirectional bus typically used for low speed in-vehicle networks. The device transmitter supports data rates from 2.4kbps to 20kbps and the receiver works up to 100kbps supporting in-line programming. The LIN protocol data stream on the TXD input is converted by the TLIN2029A-Q1 into a LIN bus signal using a current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic-level signals that are sent to the microprocessor through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45k Ω) and a series diode. No external pull-up components are required for responder node applications. commander node applications require an external pull-up resistor (1k Ω) plus a series diode per the LIN specification.

The device is designed to support 12V and 24V applications with a wide input voltage operating range and also supports low-power sleep mode. The device also provides two methods to wake up: EN pin and from the LIN bus.

The TLIN2029A-Q1 integrates ESD protection and fault protection which allow for a reduction in the required external components in the applications. In the event of a ground shift or supply voltage disconnection, the device prevents back-feed current through LIN to the supply input. The device also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 LIN (Local Interconnect Network) Bus

This high voltage input/output pin is a single-wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 60V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}).

7.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shut-down condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a commander node application.

7.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are proportional to the device supply pin in accordance to the LIN specification.

The receiver is capable of receiving higher data rates ($> 100\text{kbps}$) than supported by LIN or SAEJ2602 specifications. This allows the TLIN2029A-Q1 to be used for high speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.

7.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor ($1\text{k}\Omega$) and a series diode to V_{SUP} must be added when the device is used for commander node applications as per the LIN specification.

Figure 7-1 shows a commander node configuration and how the voltage levels are defined




Figure 7-1. Commander Node Configuration with Voltage Levels

7.3.2 TXD (Transmit Input and Output)

TXD is the interface to the MCUs LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground). When TXD is high the LIN output is recessive (near $V_{Battery}$). See Figure 7-1. The TXD input structure is compatible with microcontrollers with 3.3V and 5V I/O.

7.3.3 RXD (Receive Output)

RXD is the interface to the MCUs LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near V_{Battery}) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3V and 5V I/O microcontrollers. If the microcontroller RXD pin does not have an integrated pull-up, an external pull-up resistor to the microcontroller I/O supply voltage is required. In standby mode, the RXD pin is driven low to indicate a wake up request from the LIN bus.

7.3.4 V_{SUP} (Supply Voltage)

V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse-blocking diode (☒ 7-1). If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

7.3.5 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. Making sure the input and output voltages are within their appropriate thresholds. If there is a loss of ground at the ECU level, the device has low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

7.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake up. EN has an internal pull-down resistor to make sure the device remains in low-power mode even if EN floats.

7.3.7 Protection Features

The TLIN2029A-Q1 has several protection features that will now be described.

7.3.8 TXD Dominant Time Out (DTO)

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure. The LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on the TXD pin. If the low signal remains on TXD for longer than t_{DST} , the transmitter is disabled, thus, allowing the LIN bus to return to recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-down to make sure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of stated request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus and the LIN bus pull-up termination remains on.

7.3.9 Bus Stuck Dominant System Fault: False Wake Up Lockout

The TLIN2029A-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus “clears” the bus stuck dominant, preventing excessive current consumption. ☒ 7-2 and ☒ 7-3 show the behavior of this protection.




図 7-2. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wakeup




図 7-3. Bus Fault: Entering Sleep Mode with Bus Stuck Dominant Fault, Clearing, and Wakeup

7.3.10 Thermal Shutdown

The LIN transmitter is protected by current limiting circuitry; however, if the junction temperature of the device exceeds the thermal shutdown threshold, the device puts the LIN transmitter into the recessive state. Once the over-temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal operation mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is in recessive state, the RXD pin reflects the LIN bus and LIN bus pull-up termination remains on.

7.3.11 Under Voltage on V_{SUP}

The TLIN2029A-Q1 contains a power-on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP} .

7.3.12 Unpowered Device and LIN Bus


In automotive applications, some LIN nodes in a system can be unpowered (ignition supplied) while others in the network remain powered by the battery. The TLIN2029A-Q1 has a low unpowered leakage current from the bus, so an unpowered node does not affect the network or load it down.

7.4 Device Functional Modes

The TLIN2029A-Q1 has three functional modes of operation: normal, sleep, and standby. The next sections will describe these modes as well as how the device moves between the different modes. [図 7-4](#) graphically shows the relationship while [表 7-1](#) shows the state of pins.

表 7-1. Operating Modes

MODE	EN	RXD	LIN BUS TERMINATION	TRANSMITTER	COMMENT
Sleep	Low	Floating	Weak current pull-up	Off	
Standby	Low	Low	45 kΩ (typical)	Off	Wake-up event detected, waiting on MCU to set EN
Normal	High	LIN bus data	45 kΩ (typical)	On	LIN transmission up to 20 kbps



Copyright © 2017, Texas Instruments Incorporated

図 7-4. Operating State Diagram

7.4.1 Normal Mode

If the EN pin is high at power up, the device powers up in normal mode. If the EN pin is low, it powers up in standby mode. The EN pin controls the mode of the device. In normal operational mode, the receiver and transmitter are active and the LIN transmission up to the LIN specified maximum of 20kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a logic high and a dominant signal on the LIN bus is a logic low. The driver transmits input data from TXD to the LIN bus. Normal mode is entered as EN transitions high while the TLIN2029A-Q1 is in sleep or standby mode for $> t_{MODE_CHANGE}$ plus t_{NOMINT} .

7.4.2 Sleep Mode

Sleep mode is the power saving mode for the TLIN2029A-Q1. Sleep mode is only entered when the EN pin is low and from normal mode. Even with a low current consumption in this mode, the TLIN2029A-Q1 can still wake up from LIN bus through a wake-up signal or if EN is set high for $\geq t_{\text{MODE_CHANGE}}$. The LIN bus is filtered to prevent false wake up events. The wake-up events must be active for the respective time periods (t_{LINBUS}).

The sleep mode is entered by setting EN low for longer than $t_{\text{MODE_CHANGE}}$.

While the device is in sleep mode, the following conditions exist:

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input and LIN wake up receiver are active.

7.4.3 Standby Mode

This mode is entered whenever a wake up event occurs through LIN bus while the device is in sleep mode. The LIN bus responder mode termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See [セクション 8.2.2.2](#) for more application information.

When EN is set high for longer than $t_{\text{MODE_CHANGE}}$ while the device is in standby mode, the device returns to normal mode. The normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

7.4.4 Wake Up Events

There are two ways to wake up from sleep mode:

- Remote wake up initiated by the falling edge of a recessive (high) to dominant (low) state transition on LIN bus where the dominant state is held for t_{LINBUS} filter time. After this t_{LINBUS} filter time has been met and a rising edge on the LIN bus going from dominant state to recessive state initiates a remote wake up event, eliminating false wake ups from disturbances on the LIN bus or if the bus is shorted to ground.
- Local wake up through EN being set high for longer than $t_{\text{MODE_CHANGE}}$.

7.4.4.1 Wake Up Request (RXD)

When the TLIN2029A-Q1 encounters a wake up event from the LIN bus, RXD goes low, and the device transitions to standby mode until EN is reasserted high and the device enters normal mode. Once the device enters normal mode, the RXD pin releases the wake up request signal and the RXD pin then reflects the receiver output from the LIN bus.

7.4.4.2 Mode Transitions

When the TLIN2029A-Q1 is transitioning from normal to sleep or standby modes the device needs the time $t_{\text{MODE_CHANGE}}$ to allow the change to fully propagate from the EN pin through the device into the new state. When transitioning from sleep or standby to normal mode the device needs $t_{\text{MODE_CHANGE}}$ plus t_{NOMINT} .

8 Application Information Disclaimer

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TLIN2029A-Q1 can be used as both a responder node device and a commander node device in a LIN network. The device comes with the ability to support both remote wake up request and local wake up request.

8.2 Typical Application

The device integrates a 45k Ω pull-up resistor and series diode for responder node applications. For commander applications, an external 1k Ω pull-up resistor with series blocking diode can be used. [図 8-1](#) shows the device being used in both commander mode and responder mode applications.



- If RXD on MCU on LIN responder node has internal pullup; no external pullup resistor is needed.
- If RXD on MCU or LIN responder node does not have an internal pullup requires external pullup resistor.
- Commander node applications require an external 1 kΩ pullup resistor and serial diode.
- Decoupling capacitor values on V_{SUP} are system dependent but usually have 100nF, 1μF and $\geq 10\mu\text{F}$.

图 8-1. Typical LIN Bus

8.2.1 Design Requirements

The RXD output structure is an open-drain output stage. This allows the TLIN2029A-Q1 to be used with 3.3V and 5V I/O processor. If the RXD pin of the processor does not have an integrated pull-up, an external pull-up resistor to the processor I/O supply voltage is required. The select external pull-up resistor value should be between 1kΩ to 10kΩ, depending on supply used (See I_{OL} in [Electrical Characteristics](#)). The V_{SUP} pin of the device should be decoupled with a 100nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements.

8.2.2 Detailed Design Procedures

8.2.2.1 Normal Mode Application Note

When using the TLIN2029A-Q1 in systems which are monitoring the RXD pin for a wake up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake up request until $t_{\text{MODE_CHANGE}}$. This is shown in [Figure 6-14](#)

8.2.2.2 Standby Mode Application Note

If the TLIN2029A-Q1 detects an under voltage on V_{SUP} , the RXD pin transitions low and would signal to the software that the TLIN2029A-Q1 is in standby mode and should be returned to sleep mode for the lowest power state.

8.2.3 Application Curves

The following figures show the propagation delay from the TXD pin to the LIN pin for both dominant to recessive and recessive to dominant edges. The device was configured in commander mode with external pull-up resistor (1k Ω) and 680pF bus capacitance.




Figure 8-2. Recessive to Dominant Propagation




Figure 8-3. Dominant to Recessive Propagation

8.3 Power Supply Recommendations

The TLIN2029A-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 4V to 36V. A 100nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible. It is good practice for some applications with noisier supplies to include 1 μ F and 10 μ F decoupling capacitor, as well.

8.4 Layout

For the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

8.4.1 Layout Guidelines

- **Pin 1 (RXD):** The pin is an open-drain output and requires an external pull-up resistor in the range of 1k Ω to 10k Ω to function properly. Note that the minimum value depends on the V_{IO} supply used. See I_{OL} in electrical specifications. If the microprocessor paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.
- **Pin 2 (EN):** EN is an input pin that is used to place the device in a low-power sleep mode. If this feature is not used, the pin should be pulled high to the regulated voltage supply of the microprocessor through a series resistor between 1 k Ω and 10 k Ω . Additionally, a series resistor may be placed on the pin to limit current on the digital lines in the case of an over voltage fault.
- **Pin 3 (NC):** Not Connected.

- **Pin 4 (TXD):** The TXD pin is used to transmit the input signal from the microcontroller. A series resistor can be placed to limit the input current to the device if there is an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to filter noise.
- **Pin 5 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- **Pin 6 (LIN):** This pin connects to the LIN bus. For responder mode applications, a 220pF capacitor to ground is implemented. For commander mode applications, an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin. See [Figure 8-1](#).
- **Pin 7 (VSUP):** This is the supply pin for the device. A 100nF decoupling capacitor should be placed as close to the device as possible.
- **Pin 8 (NC):** Not Connected.

注

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

8.4.2 Layout Example




Figure 8-4. Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- LIN Standards:
 - ISO/DIS 17987-1.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 1: General information and use case definition
 - ISO/DIS 17987-4.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 4: Electrical Physical Layer (EPL) specification 12V/24V
 - SAEJ2602-1: LIN Network for Vehicle Applications
 - LIN Specifications LIN 2.0, LIN 2.1, LIN 2.2 and LIN 2.2A
- EMC requirements:
 - SAEJ2962-1: Communication Transceivers Qualification Requirements - LIN
 - ISO 10605: Road vehicles - Test methods for electrical disturbances from electrostatic discharge
 - ISO 11452-4:2011: Road vehicles - Component test methods for electrical disturbances from narrowband radiated electromagnetic energy - Part 4: Harness excitation methods
 - ISO 7637-1:2015: Road vehicles - Electrical disturbances from conduction and coupling - Part 1: Definitions and general considerations
 - ISO 7637-3: Road vehicles - Electrical disturbances from conduction and coupling - Part 3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
 - IEC 62132-4:2006: Integrated circuits - Measurement of electromagnetic immunity 150 kHz to 1 GHz - Part 4: Direct RF power injection method
 - IEC 61000-4-2
 - IEC 61967-4
 - CISPR25
- Conformance Test requirements:
 - ISO/DIS 17987-7.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 7: Electrical Physical Layer (EPL) conformance test specification
 - SAEJ2602-2: LIN Network for Vehicle Applications Conformance Test
-

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの [使用条件](#) を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (April 2022) to Revision B (February 2024)	Page
• 「製品情報」表を「パッケージ情報」表に変更.....	1
• Updated the I _{BUS_LIM} values in the <i>Electrical Characteristics</i> table.....	6

Changes from Revision * (March 2021) to Revision A (April 2022)	Page
• 回路図の画像の後にある注を削除.....	1
• 文書全体にわたって用語を「リーダーとフォロワー」から「コマンドとレスポンド」に変更。.....	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLIN2029ADRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL029A	Samples
TLIN2029ADRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TL029A	Samples
TLIN2029AMDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL029A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN2029ADRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLIN2029ADRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLIN2029AMDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN2029ADRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TLIN2029ADRQ1	SOIC	D	8	2500	353.0	353.0	32.0
TLIN2029AMDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0

DRB 8

GENERIC PACKAGE VIEW


VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4203482/L




4225036/A 06/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4225036/A 06/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008J

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
81% PRINTED COVERAGE BY AREA
SCALE: 20X

4225036/A 06/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated