

# TLV803E、TLV809E、TLV810E 低消費電力、250nA I<sub>Q</sub>、小型電源電圧監視 IC

## 1 特長

- VDD = 0.7V~6V で  $\overline{\text{RESET}}/\text{RESET}$  を確実に出力
- 遅延時間を修正: 40 $\mu$ s、10ms、50ms、100ms、200ms、400ms
- 消費電流 (IDD): 250nA (標準値)
  - 1 $\mu$ A (VDD = 3.3V での最大値)
- 出力トポロジ
  - TLV809E: プッシュプル・アクティブ LOW
  - TLV803E: オープン・ドレイン・アクティブ LOW
  - TLV810E: プッシュプル・アクティブ HIGH
- 低電圧検出
  - 高精度:  $\pm 0.5\%$  (標準値)
  - (V<sub>IT-</sub>): 1.7V、1.8V、1.9V、2.25V、2.4V、2.64V、2.93V、3.08V、3.3V、4.2V、4.38V、4.55V、4.63V
- パッケージ
  - SOT23-3 (DBZ) (ピン 1 = GND)
  - SOT23-3 (DBZ) (ピン 1 =  $\overline{\text{RESET}}/\text{RESET}$ )
  - SOT23-3 (DBZ) (ピン 3 = GND)
  - SC-70 (DCK)
  - X2SON-5 (DPW)
- 温度範囲: -40°C~+125°C
- MAX803/809/810、APX803/809/810 とピン互換

## 2 アプリケーション

- 電気メーター
- ファクトリ・オートメーション
- 携帯用、バッテリー駆動機器
- セットトップ・ボックス、テレビ
- ビル・オートメーション
- ノートブック / デスクトップ PC、サーバー

## 3 概要

TLV803E、TLV809E、TLV810E は、TLV803、TLV853、TLV809、LM809、TPS3809、TLV810 を改良した代替品です。TLV80xE および TLV81xE は、小さい静止電流 I<sub>Q</sub>、高い精度、広い温度範囲、低いパワーオン・リセット電圧 (V<sub>POR</sub>) を備えており、システムの安定性を高めます。


TLV80xE および TLV81xE ファミリーは、VDD 電圧レベルを監視する低 I<sub>Q</sub> (標準値 250nA、最大値 1 $\mu$ A) の電圧監視回路 (リセット IC) です。これらのデバイスは、出荷時にプログラムされた下降時のスレッショルド電圧 V<sub>IT-</sub> を電源電圧 VDD が下回ると、リセット信号を出力します。このリセット出力は、VDD 電圧が上昇時の電圧スレッショルド (V<sub>IT+</sub>) を上回った後、固定のリセット遅延時間 t<sub>D</sub> の間 LOW に維持されます。上昇時の電圧スレッショルドは、下降時のスレッショルド電圧 (V<sub>IT-</sub>) にヒステリシス (V<sub>HYS</sub>) を加えたものです。

VDD ピンの高速な過渡変動を無視するために、これらのデバイスにはグリッチ耐性が組み込まれています。これらの電圧監視 IC は、I<sub>Q</sub> が小さく精度が高い ( $\pm 0.5\%$ 、標準値) ため、低消費電力および携帯型アプリケーションでの使用に理想的です。TLV80xE および TLV81xE デバイスは、最低 V<sub>POR</sub> = 0.7V までの電源電圧で、定義された出力ロジック状態を保つことが規定されています。TLV80xE および TLV81xE デバイスは業界標準の 3 ピン SOT23 (DBZ) パッケージ、SC70 (DCK) パッケージおよび非常に小型の X2SON (DPW) パッケージで供給されます。

### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TLV803E、 TLV809E、TLV810E	SOT-23 (3)	2.90mm×1.30mm
	SC-70 (3)	2.00mm × 1.25mm
	X2SON (5)	0.8mm × 0.8mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



## 代表的なアプリケーション



## Table of Contents

1 特長.....	1	8.4 Device Functional Modes.....	19
2 アプリケーション.....	1	<b>9 Application and Implementation.....</b>	<b>20</b>
3 概要.....	1	9.1 Application Information.....	20
4 Revision History.....	2	9.2 Typical Application - Voltage Rail Monitoring.....	20
5 Device Comparison.....	3	9.3 Typical Application - Overvoltage Monitoring.....	22
6 Pin Configuration and Functions.....	4	<b>10 Power Supply Recommendations.....</b>	<b>23</b>
7 Specifications.....	6	<b>11 Layout.....</b>	<b>24</b>
7.1 Absolute Maximum Ratings.....	6	11.1 Layout Guidelines.....	24
7.2 ESD Ratings.....	6	11.2 Layout Example.....	24
7.3 Recommended Operating Conditions.....	6	<b>12 Device and Documentation Support.....</b>	<b>26</b>
7.4 Thermal Information.....	7	12.1 Device Support.....	26
7.5 Electrical Characteristics.....	8	12.2 Documentation Support.....	27
7.6 Timing Requirements.....	9	12.3 Receiving Notification of Documentation Updates.....	27
7.7 Timing Diagrams.....	10	12.4 サポート・リソース.....	27
7.8 Typical Characteristics.....	11	12.5 Trademarks.....	27
<b>8 Detailed Description.....</b>	<b>16</b>	12.6 Electrostatic Discharge Caution.....	27
8.1 Overview.....	16	12.7 Glossary.....	27
8.2 Functional Block Diagram.....	16	<b>13 Mechanical, Packaging, and Orderable Information.....</b>	<b>27</b>
8.3 Feature Description.....	16		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision I (Feb 2021) to Revision J (May 2021)	Page
• Updated Device Naming Nomenclature figure by adding <i>Pinout Indicator (DBZ Package Only)</i> from <i>Pinout Indicator</i> .....	3
• Updated pin numbering of Figure 6-5 (X2SON) package and updated Pin Functions Table.....	4
• Updated X2SON (DPW) Layout Example.....	24
Changes from Revision H (December 2020) to Revision I (February 2021)	Page
• Remove duplicate package.....	27
Changes from Revision G (October 2020) to Revision H (December 2020)	Page
• Added Reset time delay variant F specification.....	9
Changes from Revision F (June 2020) to Revision G (October 2020)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• スレッショルド電圧 ( $V_{IT-}$ ) を追加し、新しいパッケージ情報を追加.....	1
• Updated Device Naming Nomenclature figure to include (DBZ) V pinout option.....	3
• Added new (DBZ) package option (Pin 3 = GND, V pinout) and updated Pin Functions Table.....	4
• Added layout example for (DBZ) V pinout package.....	24
• Modified Device Naming Convention table to include additional threshold voltages ( $V_{IT-}$ ), reset time delay options and pinout indicator options.....	26
Changes from Revision E (April 2020) to Revision F (June 2020)	Page
• データシートを「事前情報」から「量産データ」に変更.....	1
• Changed DPW package Information.....	4
Changes from Revision D (February 2020) to Revision E (April 2020)	Page
• Added X2SON (DPW) package option.....	3

**Changes from Revision C (November 2019) to Revision D (February 2020) Page**

- Added device nomenclature figure ..... 3
- Added timing diagram for TLV810E ..... 10
- Added Figure 6, Figure 23, Figure 24 ..... 11
- Added typical application for TLV810E ..... 22

**Changes from Revision B (July 2019) to Revision C (November 2019) Page**

- デバイス・ステータスを「事前情報」から「量産データ」に変更..... 1

## 5 Device Comparison

図 5-1 shows the device naming nomenclature to compare the difference device variants. See 表 12-1 for a more detailed explanation.






図 5-1. Device Naming Nomenclature


## 6 Pin Configuration and Functions




**6-1. DBZ Package**  
 (Pin 1 = GND)  
 3-Pin SOT-23  
 Top View




**6-2. DCK Package**  
 3-Pin SC-70  
 Top View



**6-3. DBZ Package**  
 (Pin 1 = RESET, R pinout)  
 3-Pin SOT-23  
 Top View



**6-4. DBZ Package**  
 (Pin 3 = GND, V pinout)  
 3-Pin SOT-23  
 Top View



**6-5. DPW Package**  
 5-Pin X2SON  
 See [表 6-1](#)  
 Top View

表 6-1. Pin Functions

NAME	PIN				I/O	DESCRIPTION
	DCK, DBZ	DBZ (V PINOUT)	DBZ (R PINOUT)	DPW		
GND	1	3	2	4	—	<b>Ground</b>
RESET	2	1	1	1	O	<b>Active-low output reset signal:</b> This pin is driven low logic when VDD voltage falls below the negative voltage threshold ( $V_{IT-}$ ). RESET remains low (asserted) for the delay time period ( $t_D$ ) after VDD voltage rise above $V_{IT+}$ .
RESET	2	1	1	1	O	<b>Active-High output reset signal (TLV810E only):</b> This pin is driven high logic when VDD voltage falls below the negative voltage threshold ( $V_{IT-}$ ). RESET remains high (asserted) for the delay time period ( $t_D$ ) after VDD voltage rise above $V_{IT+}$ .
VDD	3	2	3	5	I	<b>Input supply voltage.</b> TLV803E, TLV809E, TLV810E monitor VDD voltage.
$\overline{MR}$	N/A	N/A	N/A	2	I	<b>Active-low manual reset input.</b> Pull this pin to a logic low ( $V_{MR\_L}$ ) to assert a reset signal in the output pin. After the $\overline{MR}$ pin is left floating or pulled to $V_{MR\_H}$ the output goes to the nominal state after the reset delay time ( $t_D$ ) expires. $\overline{MR}$ can be left floating when not in use.
PAD	N/A	N/A	N/A	3	—	<b>No Connection.</b> Thermal pad helps with thermal dissipation. PAD does not need to be soldered down. PAD can be connected to GND.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	VDD pin	-0.3	6.5	V
	RESET (TLV809E), RESET (TLV810E)	-0.3	$V_{DD} + 0.3$ <sup>(2)</sup>	V
	RESET (TLV803E)	-0.3	6.5	V
Voltage	MR	-0.3	$V_{DD} + 0.3$ <sup>(2)</sup>	V
Current	Output sink and source current	-20	20	mA
Temperature <sup>(3)</sup>	Operating ambient, $T_A$	-40	125	°C
	Storage, $T_{stg}$	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions (above the Recommended Operating Conditions) for extended periods may affect device reliability.
- (2) The absolute maximum rating is  $(V_{DD} + 0.3)$  V or 6.5 V, whichever is smaller.
- (3) As a result of the low dissipated power in this device, the junction temperature is assumed to be equal to the ambient temperature.

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	± 500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Input supply voltage	1.7		6	V
$V_{RESET}$ , $V_{\overline{RESET}}$	RESET pin and RESET pin voltage	0		6	V
$I_{RESET}$ , $I_{\overline{RESET}}$	RESET pin and RESET pin current	0		±5	mA
$T_J$	Junction temperature (free air temperature)	-40		125	°C
$V_{MR}$	Manual reset pin voltage	0		$V_{DD}$	V

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TLV803E, TLV809E, TLV810E			UNIT
		DPW (X2SON)	DCK (SC70-3)	DBZ (SOT23-3)	
		5 PINS	3 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	457.1	300.5	254.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	201.6	178.2	150.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	320.4	166.5	140.1	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	22.8	70	48.1	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	318.8	165.2	139.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

over operating range ( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $1.7\text{ V} \leq V_{DD} \leq 6\text{ V}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$  to  $6\text{ V}$ ,  $10\text{ pF}$  load at RESET pin, unless otherwise noted. Typical values are at  $25^{\circ}\text{C}$ ,  $V_{DD} = 3.3\text{ V}$  and  $V_{IT-} = 2.93\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>COMMON PARAMETERS</b>						
$V_{DD}$	Input supply voltage		1.7		6	V
$V_{IT-}$	Input threshold voltage accuracy	$T_A = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	-2	0.5	2	%
$V_{HYS}$	Hysteresis voltage	Hysteresis from $V_{IT-}$	0.9	1.2	1.5	%
$I_{DD}$	Supply current into VDD pin	$V_{DD} = 3.3\text{ V}$ ; $V_{DD} > V_{IT+}$ <sup>(1)</sup>		0.25	1	$\mu\text{A}$
		$V_{DD} = 6\text{ V}$		0.4	1.2	$\mu\text{A}$
$R_{MR}$	Manual reset pin internal pull-up resistance	X2SON (DPW) package only		100		k $\Omega$
$V_{MR\_L}$	Manual reset pin logic low input				0.4	V
$V_{MR\_H}$	Manual reset pin logic high input			0.8 $V_{DD}$		V
<b>TLV809E (Push-Pull Active-Low)</b>						
$V_{POR}$	Power on reset voltage <sup>(2)</sup>	$V_{OL} \leq 300\text{ mV}$ , $I_{OUT(Sink)} = 15\text{ }\mu\text{A}$			700	mV
$V_{OL}$	Low level output voltage	$V_{DD} = 1.7\text{ V}$ , $V_{DD} < V_{IT-}$ , $I_{OUT(Sink)} = 500\text{ }\mu\text{A}$			300	mV
		$V_{DD} = 3.3\text{ V}$ , $V_{DD} < V_{IT-}$ , $I_{OUT(Sink)} = 2\text{ mA}$			300	mV
$V_{OH}$	High level output voltage	$V_{DD} = 6\text{ V}$ , $V_{DD} > V_{IT+}$ , $I_{OUT(Source)} = 4\text{ mA}$	0.8 $V_{DD}$			V
		$V_{DD} = 3.3\text{ V}$ , $V_{DD} > V_{IT+}$ , $I_{OUT(Source)} = 2\text{ mA}$	0.8 $V_{DD}$			V
<b>TLV803E (Open-Drain Active-Low)</b>						
$V_{POR}$	Power on reset voltage <sup>(2)</sup>	$V_{OL} \leq 300\text{ mV}$ , $I_{OUT(Sink)} = 15\text{ }\mu\text{A}$			700	mV
$V_{OL}$	Low level output voltage	$V_{DD} = 1.7\text{ V}$ , $V_{DD} < V_{IT-}$ , $I_{OUT(Sink)} = 500\text{ }\mu\text{A}$			300	mV
		$V_{DD} = 3.3\text{ V}$ , $V_{DD} < V_{IT-}$ , $I_{OUT(Sink)} = 2\text{ mA}$			300	mV
$I_{kg(OD)}$	Open drain output leakage current	$V_{DD} = V_{PULLUP} = 6\text{ V}$ , $V_{DD} > V_{IT+}$		100	350	nA
<b>TLV810E (Push-Pull Active-High)</b>						
$V_{OH}$	High level output voltage	$V_{DD} = 3.3\text{ V}$ , $V_{DD} < V_{IT-}$ , $I_{OUT(Source)} = 2\text{ mA}$	0.8 $V_{DD}$			V
		$V_{DD} = 1.7\text{ V}$ , $V_{DD} < V_{IT-}$ , $I_{OUT(Source)} = 500\text{ }\mu\text{A}$	0.8 $V_{DD}$			V
$V_{POR}$	Power on Reset Voltage	$V_{OH} \geq 720\text{ mV}$ , $I_{OUT(Source)} = 15\text{ }\mu\text{A}$			900	mV
$V_{OL}$	Low level output voltage	$V_{DD} = 6\text{ V}$ , $V_{DD} > V_{IT+}$ , $I_{OUT(Sink)} = 2\text{ mA}$			300	mV
		$V_{DD} = 3.3\text{ V}$ , $V_{DD} > V_{IT+}$ , $I_{OUT(Sink)} = 500\text{ }\mu\text{A}$			300	mV

(1)  $V_{IT+} = V_{IT-} + V_{HYS}$

(2) Minimum  $V_{DD}$  voltage for a controlled output state. Below  $V_{POR}$ , the output cannot be determined.

## 7.6 Timing Requirements

over operating range ( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $1.7\text{ V} \leq V_{DD} \leq 6\text{ V}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$  to  $6\text{ V}$  (Open Drain only),  $10\text{ pF}$  load at RESET pin, Overdrive = 10%, unless otherwise noted. Typical values are at  $25^{\circ}\text{C}$ ,  $V_{DD} = 3.3\text{ V}$  and  $V_{IT-} = 2.93\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{GI}}$	Glitch immunity	5 % Overdrive <sup>(1)</sup>		10		$\mu\text{s}$
$t_{\text{PD\_HL}}$	Propagation delay from VDD falling below $V_{IT-}$ to RESET	$V_{DD} = (V_{IT+} + 30\%)$ to $(V_{IT-} - 10\%)$		30	50	$\mu\text{s}$
$t_{\text{D}}$	Release time or reset timeout period	Reset time delay variant A <sup>(2)</sup>	130	200	270	ms
		Reset time delay variant B <sup>(2)</sup> ; $R_{\text{UP}} = 100\text{ k}\Omega$ , $C_{\text{L}} = 100\text{ pF}$ , 30% Overdrive <sup>(3)</sup>		45	90	$\mu\text{s}$
		Reset time delay variant B <sup>(2)</sup>		40	80	$\mu\text{s}$
		Reset time delay variant C <sup>(2)</sup>	6.5	10	13.5	ms
		Reset time delay variant D <sup>(2)</sup>	33	50	67	ms
		Reset time delay variant F <sup>(2)</sup>	260	400	540	ms
$t_{\text{MR\_PW}}$ <sup>(4)</sup>	$\overline{\text{MR}}$ pin pulse duration to initiate RESET, RESET			500		ns
$t_{\text{MR\_RES}}$ <sup>(4)</sup>	Propagation delay from $\overline{\text{MR}}$ low to RESET, RESET	$V_{DD} = 4.5\text{ V}$ , $V_{\text{MR}} : V_{\text{MR\_H}}$ to $V_{\text{MR\_L}}$		700		ns
$t_{\text{MR\_ID}}$ <sup>(4)</sup>	Delay from release $\overline{\text{MR}}$ to deassert RESET, RESET	$V_{DD} = 4.5\text{ V}$ , $V_{\text{MR}} : V_{\text{MR\_L}}$ to $V_{\text{MR\_H}}$	$t_{\text{D\_MIN}}$	$t_{\text{D\_TYP}}$	$t_{\text{D\_MAX}}$	ms


(1) Overdrive =  $[(V_{DD}/V_{IT-}) - 1] \times 100\%$ . Refer to section on [VDD glitch immunity](#)

(2) Refer to [Device nomenclature table](#). VDD:  $(V_{IT-}-10\%)$  to  $(V_{IT+} + 10\%)$


(3) Specified by design

(4) X2SON Package only

## 7.7 Timing Diagrams




**7-1. TLV803E, TLV809E Timing Diagram**




**7-2. TLV810E Timing Diagram**

### 7.8 Typical Characteristics


Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{IT-} = 2.93\text{ V}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$  to  $6\text{ V}$ ,  $C_{\text{Load}} = 50\text{ pF}$ , unless otherwise noted.




7-3. Supply Current Versus Supply Voltage for TLV803EA29




7-4. Supply Current Versus Supply Voltage for TLV809EA29




7-5. Supply Current Versus Supply Voltage for TLV810EA29



7-6. Supply Current Verses Temperature for TLV803EA29,  $V_{DD} = 3.3\text{ V}$




7-7. Supply Current Verses Temperature for TLV809EA29,  $V_{DD} = 3.3\text{ V}$




7-8. Leakage Current Verses Temperature for TLV803EA29

## 7.8 Typical Characteristics (continued)


Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{IT-} = 2.93\text{ V}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$  to  $6\text{ V}$ ,  $C_{\text{Load}} = 50\text{ pF}$ , unless otherwise noted.




**7-9. Voltage Threshold Accuracy Verses Temperature for TLV803EA29**




**7-10. Voltage Threshold Accuracy Verses Temperature for TLV809EA29**




**7-11. Low Voltage Output Versus Output Current for TLV803EA29,  $V_{DD} = 1.7\text{ V}$**



**7-12. Low Voltage Output Versus Output Current for TLV809EA29,  $V_{DD} = 1.7\text{ V}$**




**7-13. Low Voltage Output Verses Temperature for TLV803EA29,  $V_{DD} = 1.7\text{ V}$**




**7-14. Low Voltage Output Verses Temperature for TLV809EA29,  $V_{DD} = 1.7\text{ V}$**

## 7.8 Typical Characteristics (continued)


Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{IT-} = 2.93\text{ V}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$  to  $6\text{ V}$ ,  $C_{\text{Load}} = 50\text{ pF}$ , unless otherwise noted.




**7-15. High Voltage Output Versus Output Current for TLV809EA29,  $V_{DD} = 6\text{ V}$**




**7-16. High Voltage Output Versus Temperature for TLV809EA29,  $V_{DD} = 3.3\text{ V}$**




**7-17. Reset Voltage Output Versus Voltage Input for TLV803EA29,  $V_{\text{pull-up}} = V_{DD}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$**



**7-18. Reset Voltage Output Versus Voltage Input for TLV803EA29,  $R_{\text{pull-up}} = 10\text{ k}\Omega$**




**7-19. Transient Power-on-Reset Voltage for TLV809EA30,  $I_{\text{RESET}} = 15\text{ }\mu\text{A}$**




**7-20. Reset Delay Time Versus Temperature for TLV803EA29**

## 7.8 Typical Characteristics (continued)


Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{IT-} = 2.93\text{ V}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$  to  $6\text{ V}$ ,  $C_{\text{Load}} = 50\text{ pF}$ , unless otherwise noted.




7-21. Reset Delay Time Versus Temperature for TLV809EA29




7-22. Reset Delay Time Versus Temperature for TLV803EB29




7-23. Reset Delay Time Versus Temperature for TLV803EC29



7-24. High-to-Low Propagation Delay Versus Temperature for TLV803EA29




7-25. High-to-Low Propagation Delay Versus Temperature for TLV809EA29



7-26. Glitch Immunity Versus Overdrive for TLV803EA29

### 7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $V_{IT-} = 2.93\text{ V}$ ,  $R_{\text{pull-up}} = 10\text{ k}\Omega$  to  $6\text{ V}$ ,  $C_{\text{Load}} = 50\text{ pF}$ , unless otherwise noted.



**7-27. Glitch Immunity Versus Overdrive for TLV809EA29**


## 8 Detailed Description

### 8.1 Overview

The TLV803E, TLV809E, TLV810E is a family of easy to implement low power, small size voltage supervisors (Reset ICs) with fixed threshold voltage and fixed reset delay. The TLV803E has open-drain active-low output topology which requires an external pull-up resistor, TLV809E has push-pull active-low output topology and TLV810E has push-pull active-high output topology. This family of devices features include integrated resistor divider threshold with hysteresis and a glitch immunity filter.

These devices are available in SOT-23 (3) and SC70 (3) industry standard package and pinout as well as a very small X2SON (5) package.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Input Voltage (VDD)

VDD pin is monitored by the internal comparator with integrated reference to indicate when VDD falls below the fixed threshold voltage. VDD also functions as the supply for the following:

- Internal bandgap (reference voltage)
- Internal regulator
- State machine
- Buffers
- Other control logic blocks

Good design practice involves placing a 0.1- $\mu\text{F}$  to 1- $\mu\text{F}$  bypass capacitor at VDD input for noisy applications and to ensure enough charge is available for the device to power up correctly. The reset output is undefined when VDD is below  $V_{POR}$ .

### 8.3.2 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below the falling voltage threshold  $V_{IT-}$ , the output reset is asserted. When the voltage at the VDD pin rises above the rising voltage threshold ( $V_{IT+}$ ) equivalent to  $V_{IT-}$  plus hysteresis ( $V_{HYS}$ ), the output reset is deasserted after  $t_D$  reset time delay.

### 8.3.3 VDD Glitch Immunity

These devices are immune to quick voltage transient or excursion on VDD. Sensitivity to transients depends on both pulse duration ( $t_{GI}$ ) found in [セクション 7.6](#) and transient overdrive. Overdrive is defined by how much VDD exceeds the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in [式 1](#).

$$\text{Overdrive} = | (VDD / (V_{IT-} - 1)) \times 100\% | \quad (1)$$

where

- $V_{IT-}$  is the threshold voltage
- VDD is the input voltage crossing  $V_{IT-}$




図 8-1. Overdrive Versus Pulse Duration

TLV803E, TLV809E, and TLV810E devices have built-in glitch immunity ( $t_{GI}$ ) of 10  $\mu$ s typical as shown in [セクション 7.6](#). [図 8-2](#) shows that VDD must fall below  $V_{IT-}$  for  $t_{GI}$ , otherwise the falling transition is ignored. When VDD falls below  $V_{IT-}$  for  $t_{GI}$ ,  $\overline{\text{RESET}}$  transitions low to indicate a fault condition after the propagation delay high-to-low ( $t_{PDHL}$ ). When VDD rises above  $V_{IT+}$ ,  $\overline{\text{RESET}}$  only deasserts to logic high indicating there is no more fault condition only if VDD remains above  $V_{IT+}$  for longer than the reset delay ( $t_D$ ).




図 8-2. Glitch Immunity when VDD Rises Above  $V_{IT+}$  for Less than  $\overline{\text{RESET}}$  Delay (TLV803EA29)

### 8.3.4 Manual Reset ( $\overline{\text{MR}}$ ) Input for X2SON (DPW) Package Only

The manual reset ( $\overline{\text{MR}}$ ) input allows a processor GPIO or other logic circuits to initiate a reset. A logic low on  $\overline{\text{MR}}$  with pulse duration longer than  $t_{\text{MR\_RES}}$  will cause reset output to assert. After  $\overline{\text{MR}}$  returns to a logic high ( $V_{\text{MR\_H}}$ ) and VDD is above  $V_{\text{IT+}}$ , reset is deasserted after the user programmed reset time delay ( $t_{\text{D}}$ ) expires.

If  $\overline{\text{MR}}$  is not controlled externally, then  $\overline{\text{MR}}$  can be left disconnected.  $\overline{\text{MR}}$  is internally connected to VDD through a pull-up resistor  $R_{\text{MR}}$  shown in [セクション 8.2](#). If the logic signal controlling  $\overline{\text{MR}}$  is less than VDD, then additional current flows from VDD into  $\overline{\text{MR}}$  internally. For minimum current consumption, drive  $\overline{\text{MR}}$  to either VDD or GND.  $V_{\text{MR}}$  should not be higher than VDD voltage.




図 8-3. Timing Diagram  $\overline{\text{MR}}$  and  $\overline{\text{RESET}}$  for X2SON (DPW) Package

### 8.3.5 Output Logic

#### 8.3.5.1 $\overline{\text{RESET}}$ Output, Active-Low

$\overline{\text{RESET}}$  remains high (deasserted) as long as VDD is above the negative threshold ( $V_{\text{IT-}}$ ). If VDD falls below the negative threshold ( $V_{\text{IT-}}$ ), then reset is asserted and  $\overline{\text{RESET}}$  transitions to logic low ( $V_{\text{OL}}$ ).

When VDD rises above  $V_{\text{IT+}}$ , the delay circuit holds  $\overline{\text{RESET}}$  active and logic low for the specified reset delay period ( $t_{\text{D}}$ ). When the reset delay has elapsed, the  $\overline{\text{RESET}}$  pin transitions to high voltage ( $V_{\text{OH}}$ ).

The open-drain version requires an external pull-up resistor to hold the  $\overline{\text{RESET}}$  pin high because the internal MOSFET turns off causing  $\overline{\text{RESET}}$  output to pull-up to the pull-up voltage. Connect the pull-up resistor to the desired interface voltage logic.  $\overline{\text{RESET}}$  can be pulled up to any voltage up to maximum voltage independent of the VDD voltage. To ensure proper voltage levels, take care when choosing the pull-up resistor values. The pull-up resistor value is determined by  $V_{\text{OL}}$ , the output capacitive loading, and the output leakage current ( $I_{\text{lk}}(\text{OD})$ ).

The push-pull variant does not require an external pull-up resistor.

### 8.3.5.2 RESET Output, Active-High

RESET remains logic low (deasserted) as long as VDD is above the positive threshold ( $V_{IT+}$ ). If VDD falls below the negative threshold ( $V_{IT-}$ ), then reset is asserted and RESET transitions to logic high ( $V_{OH}$ ).

When VDD rises above  $V_{IT+}$ , the delay circuit holds RESET active and logic high for the specified reset delay period ( $t_D$ ). When the reset delay has elapsed the RESET pin transitions to low voltage ( $V_{OL}$ ).

## 8.4 Device Functional Modes

表 8-1 summarizes the various functional modes of the device.

表 8-1. Truth Table

VDD	MR (X2SON package only)	RESET (Active-High)	RESET(Active-Low)
$V_{DD} < V_{POR}$	N/A	Undefined	Undefined
$V_{POR} < V_{DD} < V_{IT-}$ <sup>(1)</sup>	N/A	H	L
$V_{DD} \geq V_{IT-}$	L	H	L
$V_{DD} \geq V_{IT-}$	H	L	H

(1) When  $V_{DD}$  falls below  $V_{DD(MIN)}$ , output reset is held asserted until  $V_{DD}$  falls below  $V_{POR}$ .

### 8.4.1 Normal Operation ( $V_{DD} > V_{DD(min)}$ )

When VDD voltage is greater than  $V_{DD(min)}$ , the reset signal is determined by the voltage on the VDD pin with respect to the trip point ( $V_{IT-}$ ) and the MR pin voltage (X2SON package only).

### 8.4.2 VDD Between VPOR and $V_{DD(min)}$

When the voltage on VDD is less than the  $V_{DD(min)}$  voltage and greater than the power-on-reset voltage ( $V_{POR}$ ), the reset signal is asserted.

### 8.4.3 Below Power-On-Reset ( $V_{DD} < V_{POR}$ )

When the voltage on VDD is lower than  $V_{POR}$ , the device does not have enough bias voltage to internally pull the asserted output low or high and reset voltage level is undefined.

## 9 Application and Implementation


### 注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The TLV803E, TLV809E, and TLV810E devices are used for voltage monitoring. These devices have only three pins: VDD, GND, and  $\overline{\text{RESET}}$  (or RESET for TLV810E). There are at the most two external components: a capacitor on the VDD pin and a pull-up resistor on the  $\overline{\text{RESET}}$ /RESET to VDD or another pull-up voltage for the open-drain variants. The design involves choosing the device with the desired voltage threshold and output topology and adding these components, if needed, as explained in the following sections.

### 9.2 Typical Application - Voltage Rail Monitoring

A typical application for TLV803E, TLV809E, and TLV810E devices is voltage rail monitoring. This rail can be the input power supply or the output of an LDO or DC/DC converter.  shows the TLV803EA29 monitoring the supply rail for a DSP, FPGA, or ASIC. This rail is at 3.3 V and generated by an LDO with an input power supply of 5 V. The supervisor is needed to make sure that the supply to the MCU/ASIC/FPGA/DSP is above a certain voltage threshold. If the supply voltage drops below a certain threshold, supervisor generates a reset output to indicate to the MCU that the supply is going down so that the MCU can take actions to save register data before supply enters brown-out conditions.



**図 9-1. The Output of LDO Powering the MCU is Monitored by the TLV803EA29**





#### 9.2.1 Design Requirements


This design monitors a 3.3-V rail and flags an undervoltage fault at the  $\overline{\text{RESET}}$  output when supply rail falls approximately 12% below the nominal rail voltage. The TLV803E device has an open-drain output topology so an external pull-up resistor is required and is calculated to ensure that  $V_{OL}$  does not exceed max limit given the  $I_{\overline{\text{RESET}}/\text{RESET}}$  spec of  $\pm 5$  mA is not violated at the expected supply voltage. [セクション 7.5](#) table provides 500  $\mu\text{A}$   $I_{\text{sink}}$  for 1.7 V VDD, which is the closest voltage to this design example. Using 500  $\mu\text{A}$  of  $I_{\text{sink}}$  and 300 mV max  $V_{OL}$ , gives us 5.36k $\Omega$  for the external pull-up resistor. Any value greater than 5.36k $\Omega$  would ensure that  $V_{OL}$  will not exceed 300 mV max specification. If you are using the TLV809E device variant, no pull-up resistor is required because TLV809E has push-pull output topology.

### 9.2.2 Detailed Design Procedure

Select the TLV803EA29DBZR to satisfy the voltage threshold requirement for 3.3-V rail monitoring. As mentioned in 表 12-1, the TLV803EA29DBZR triggers an undervoltage fault at the  $\overline{\text{RESET}}$  output when VDD falls below  $V_{IT-}$ , which is 2.93 V for this device variant. Place a pull-up resistor on  $\overline{\text{RESET}}$  to VDD to satisfy the output logic requirement while not violating the  $I_{\text{RESET}}$  recommended limit.

### 9.2.3 Application Curves


 9-2 and  9-3 show the TLV803EA29 functionality. In  9-2, the VDD supply voltage drops from 30% above  $V_{IT-} = 3.8$  V to 10% below  $V_{IT-} = 2.6$  V with a 0.1- $\mu\text{F}$  capacitor on VDD. The  $\overline{\text{RESET}}$  output is connected to VDD through the pull-up resistor so when the VDD supply voltage drops. The  $\overline{\text{RESET}}$  output discharges down to the VDD supply voltage through the pull-up resistor and  $\overline{\text{RESET}}$  pin capacitance. Once the high-to-low propagation delay  $t_{\text{PD\_HL}}$  expires, the internal MOSFET turns on and asserts  $\overline{\text{RESET}}$  to logic low. Note that  $t_{\text{PD\_HL}}$  varies with VDD specifically on how much VDD drops and how quickly in addition to the VDD and  $\overline{\text{RESET}}$  pin capacitances. In  9-3, VDD rises from 2 V to 4 V and the  $\overline{\text{RESET}}$  output deasserts to logic high after the reset delay time ( $t_D$ ) expires.



1. Typical  $t_{\text{PD\_HL}} = 30 \mu\text{s}$  for VDD falling from ( $V_{IT+} + 30\%$ ) to ( $V_{IT-} - 10\%$ ).
2. VDD does not fall all the way to 0 V so  $\overline{\text{RESET}}$  momentarily discharges to VDD until  $t_{\text{PD\_HL}}$  expires.

### 9.3 Typical Application - Overvoltage Monitoring

A typical use case for the push-pull active-high device variant TLV810E is overvoltage monitoring. The TLV810E can monitor a power supply, a MCU power rail, or a battery during charging for example. The VDD pin monitors the voltage rail and once VDD rises above  $V_{IT+}$ , the RESET output deactivates to logic low after the reset delay time  $t_D$ . If VDD falls below  $V_{IT-}$ , the RESET output activates to logic high after the propagation delay ( $t_{PD\_HL}$ ). The voltage thresholds and the reset delay time depends on the device variant. See [セクション 5](#) for device variant naming nomenclature.



☒ 9-4. TLV810E Overvoltage Monitor Circuit for Battery Charger

#### 9.3.1 Design Requirements

In this application design, the TLV810E device is monitoring a 3 V battery connected to a battery charger. The battery charger turns on when the battery voltage is below 2.93 V and turns off once the battery charges to 2.96 V and remains above 2.96 V for at least 200 ms. The design must be low power and not consume more than 500 nA typical.

#### 9.3.2 Detailed Design Procedure

Select the TLV810EA29 to accomplish this design. The TLV810EA29 is a push-pull active-high device with a  $V_{IT-} = 2.9$  V and  $V_{IT+} = 2.9 + 1.2\% = 2.93$  V. Because the device is a push-pull output and the device threshold meets the design requirements, no external resistors are needed. The TLV810EA29 device variant comes with 200 ms reset delay time meaning VDD must be above  $V_{IT+}$  for at least 200 ms for the RESET output to transition to logic low to turn off the battery charger. This device meets the low power requirement because the TLV810E only consumes 250 nA typical.

## 10 Power Supply Recommendations

These devices are designed to operate from an input supply range of 1.7 V to 6 V. An input supply capacitor is recommended between the VDD pin and GND pin. If the voltage supply that provides power to VDD is susceptible to any large voltage transient that can exceed VDD maximum, the user must take additional precautions.

## 11 Layout

### 11.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a minimum 0.1- $\mu$ F ceramic capacitor as close to the VDD pin as possible. A pull-up resistor is required for the open-drain output. Place the pull-up resistor on the  $\overline{\text{RESET}}$  pin as close to the pin as possible.

### 11.2 Layout Example






Figure 11-1. TLV803E, TLV809E, and TLV810E SOT23 (DBZ) Layout Example



Pull-up resistor required for Open-Drain output

Figure 11-2. TLV803E, TLV809E, and TLV810E SOT23 (DBZ) V pinout Layout Example



**11-3. TLV803E, TLV809E, and TLV810E X2SON (DPW) Layout Example**

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Device Nomenclature

表 12-1 shows how to decode the function of the device based on its part number. For example: TLV803EA29DBZR is open-drain, active-low, 200 ms reset delay, 2.93 V threshold voltage, Pin 1 = GND, SOT23-3 pin package, and large reel option.

表 12-1 shows all the possible variants of the TLV80xE and TLV81xE. Refer to the orderable device information table for the options available to order. Contact Texas Instruments for the details and availability of devices not in the orderable device information table.

**表 12-1. Device Naming Convention**

DESCRIPTION	NOMENCLATURE	VALUE
Part Number	TLV803E	Open-Drain, Active-Low
	TLV809E	Push-Pull, Active-Low
	TLV810E	Push-Pull, Active-High
Reset Time Delay Option	A	200 ms
	B	40 $\mu$ s
	C	10 ms
	D	50 ms
	F	400 ms
Threshold Voltage Option	17	1.7 V
	18	1.8 V
	19	1.9 V
	22	2.25 V
	24	2.4 V
	26	2.64 V
	29	2.93 V
	30	3.08 V
	33	3.3 V
	42	4.2 V
	43	4.38 V
	45	4.55 V
	46	4.63 V
Pinout Indicator (DBZ Package Only)	R	Pin 1 = RESET, Pin 2 = GND, Pin 3 = VDD
	V	Pin 1 = RESET, Pin 2 = VDD, Pin 3 = GND
Package Option	DBZ	SOT23-3 pin
	DCK	SC70-3 pin
	DPW	X2SON-5 pin
Reel	R	Large reel

## 12.2 Documentation Support

### 12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TLV803EA29EVM User Guide](#)
- Texas Instruments, [Voltage Supervisors \(Reset ICs\): Frequently Asked Questions \(FAQs\)](#)

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TLV803EA17DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IT)
TLV803EA17DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IT)
<a href="#">TLV803EA18DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IV)
TLV803EA18DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IV)
<a href="#">TLV803EA22DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	322A
TLV803EA22DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	322A
<a href="#">TLV803EA22DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	3FA
TLV803EA22DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	3FA
<a href="#">TLV803EA24DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	34A
TLV803EA24DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	34A
<a href="#">TLV803EA26DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	326A
TLV803EA26DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	326A
TLV803EA26DBZRG4	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	326A
TLV803EA26DBZRG4.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	326A
<a href="#">TLV803EA26DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	32A
TLV803EA26DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	32A
<a href="#">TLV803EA26DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IW)
TLV803EA26DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IW)
<a href="#">TLV803EA26RDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	36AR
TLV803EA26RDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	36AR
<a href="#">TLV803EA29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	329A
TLV803EA29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	329A
<a href="#">TLV803EA29DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	39A
TLV803EA29DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	39A
<a href="#">TLV803EA29DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IX)
TLV803EA29DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IX)
<a href="#">TLV803EA29RDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	39AR
TLV803EA29RDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	39AR
<a href="#">TLV803EA29VDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	39AV

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV803EA29VDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	39AV
<a href="#">TLV803EA30DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	330A
TLV803EA30DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	330A
<a href="#">TLV803EA30DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	30A
TLV803EA30DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	30A
TLV803EA30DCKRG4	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	30A
TLV803EA30DCKRG4.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	30A
<a href="#">TLV803EA30DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	9
<a href="#">TLV803EA36DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D
<a href="#">TLV803EA38DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8
<a href="#">TLV803EA42RDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	3DAR
TLV803EA42RDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3DAR
<a href="#">TLV803EA43DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	343A
TLV803EA43DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	343A
<a href="#">TLV803EA43DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	33A
TLV803EA43DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	33A
<a href="#">TLV803EA43RDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	34AR
TLV803EA43RDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	34AR
<a href="#">TLV803EA43VDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	34AV
TLV803EA43VDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	34AV
<a href="#">TLV803EB22DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	32B
TLV803EB22DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	32B
<a href="#">TLV803EB26RDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	36BR
TLV803EB26RDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	36BR
<a href="#">TLV803EB29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	329B
TLV803EB29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	329B
<a href="#">TLV803EB29RDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	39BR
TLV803EB29RDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	39BR
<a href="#">TLV803EB33VDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	3CBV
TLV803EB33VDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3CBV
<a href="#">TLV803EB42VDBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	3DBV

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV803EB42VDBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3DBV
<a href="#">TLV803EB46DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	36B
TLV803EB46DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	36B
<a href="#">TLV803EC29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	329C
TLV803EC29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	329C
<a href="#">TLV803EC29DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	39C
TLV803EC29DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	39C
<a href="#">TLV803EC30DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	330C
TLV803EC30DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	330C
<a href="#">TLV803EC43DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	343C
TLV803EC43DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	343C
<a href="#">TLV803ED17DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IS)
TLV803ED17DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IS)
<a href="#">TLV803ED18DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IU)
TLV803ED18DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IU)
<a href="#">TLV803ED29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	329D
TLV803ED29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	329D
<a href="#">TLV803EF26DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	326F
TLV803EF26DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	326F
<a href="#">TLV803EF29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	329F
TLV803EF29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	329F
<a href="#">TLV809EA17DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	917A
TLV809EA17DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	917A
<a href="#">TLV809EA22DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(322A, 922A)
TLV809EA22DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(322A, 922A)
<a href="#">TLV809EA24DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B
<a href="#">TLV809EA26DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	926A
TLV809EA26DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	926A
<a href="#">TLV809EA26DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	92A
TLV809EA26DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	92A
<a href="#">TLV809EA26DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IZ)

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV809EA26DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(I, IZ)
<a href="#">TLV809EA29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	929A
TLV809EA29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	929A
TLV809EA29DBZRG4	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	929A
TLV809EA29DBZRG4.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	929A
<a href="#">TLV809EA29DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	99A
TLV809EA29DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	99A
<a href="#">TLV809EA29DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(J, J1)
TLV809EA29DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(J, J1)
<a href="#">TLV809EA30DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	930A
TLV809EA30DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	930A
<a href="#">TLV809EA30DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	90A
TLV809EA30DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	90A
<a href="#">TLV809EA43DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	943A
TLV809EA43DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	943A
<a href="#">TLV809EA45DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	945A
TLV809EA45DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	945A
<a href="#">TLV809EA45DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	95A
TLV809EA45DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	95A
<a href="#">TLV809EA46DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	946A
TLV809EA46DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	946A
<a href="#">TLV809EA46DCKR</a>	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	96A
TLV809EA46DCKR.A	Active	Production	SC70 (DCK)   3	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	96A
<a href="#">TLV809EA46DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(J, J2)
TLV809EA46DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(J, J2)
<a href="#">TLV809EC26DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	926C
TLV809EC26DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	926C
<a href="#">TLV809EC46DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	946C
TLV809EC46DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	946C
<a href="#">TLV809ED29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	929D
TLV809ED29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	929D

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TLV809EF30DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	930F
TLV809EF30DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	930F
<a href="#">TLV810EA29DBZR</a>	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	029A
TLV810EA29DBZR.A	Active	Production	SOT-23 (DBZ)   3	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	029A
<a href="#">TLV810EA29DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(J, J3)
TLV810EA29DPWR.A	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(J, J3)

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV803EA17DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803EA18DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803EA22DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA22DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA24DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA26DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA26DBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA26DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA26DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803EA26RDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA29DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA29DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803EA29RDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA29VDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA30DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV803EA30DBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV803EA30DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA30DCKRG4	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA30DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803EA36DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803EA38DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803EA42RDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA43DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EA43DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA43RDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV803EA43VDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EB22DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EB26RDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EB29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EB29RDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EB33VDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EB42VDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV803EB42VDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EB46DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EC29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EC29DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EC30DBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV803EC43DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EC43DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803ED17DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803ED18DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV803ED29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EF26DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV803EF29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EA17DBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV809EA17DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EA22DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EA24DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV809EA26DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EA26DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV809EA26DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV809EA29DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EA29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EA29DBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EA29DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV809EA29DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV809EA30DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EA30DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV809EA43DBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV809EA45DBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV809EA45DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV809EA46DBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3
TLV809EA46DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EA46DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV809EA46DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV809EC26DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EC46DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809ED29DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809ED29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EF30DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV809EF30DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV810EA29DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TLV810EA29DPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV803EA17DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803EA18DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803EA22DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA22DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA24DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA26DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA26DBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA26DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA26DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803EA26RDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA29DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA29DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803EA29RDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA29VDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA30DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA30DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA30DCKR	SC70	DCK	3	3000	180.0	180.0	18.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV803EA30DCKRG4	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA30DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803EA36DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803EA38DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803EA42RDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA43DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA43DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA43RDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EA43VDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EB22DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EB26RDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EB29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EB29RDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EB33VDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EB42VDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EB42VDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EB46DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EC29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EC29DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EC30DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EC43DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EC43DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803ED17DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803ED18DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV803ED29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EF26DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV803EF29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA17DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA17DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA22DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA24DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV809EA26DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA26DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV809EA26DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV809EA29DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EA29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA29DBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA29DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV809EA29DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV809EA30DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA30DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV809EA43DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA45DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV809EA45DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV809EA46DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EA46DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EA46DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV809EA46DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0
TLV809EC26DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EC46DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809ED29DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809ED29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EF30DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV809EF30DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV810EA29DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TLV810EA29DPWR	X2SON	DPW	5	3000	210.0	185.0	35.0


DCK0003A



# PACKAGE OUTLINE

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



4220745/F 11/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4220745/F 11/2024

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4220745/F 11/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.




# EXAMPLE BOARD LAYOUT


DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
SCALE:15X



SOLDER MASK DETAILS

4214838/F 08/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214838/F 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

DPW 5




X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4211218-3/D



4223102/D 03/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.




# EXAMPLE STENCIL DESIGN

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD







SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 3  
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:100X

4223102/D 03/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4228233/D 09/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.

# EXAMPLE BOARD LAYOUT

DPW0005B

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SOLDER MASK DEFINED  
SCALE:60X

4228233/D 09/2023

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).

# EXAMPLE STENCIL DESIGN

DPW0005B

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 5  
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:60X

4228233/D 09/2023

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月