TMCS1127-Q1 AEC-Q100、 250kHz ホール効果電流センサ、強化絶縁動作電圧、周囲磁界除去機能搭載

1 特長

- 車載アプリケーション向けに AEC-Q100 認証済み
  - 温度グレード 1:-40℃～125℃、T_A
- 機能安全対応
  - 機能安全システム設計に役立つ資料を利用可能
- 高い連続電流能力:80A_{RMS}
- 堅牢な強化絶縁
- 高い精度
  - 感度誤差:±0.4%
  - 感度の温度ドリフト:±40ppm/℃
  - 感度の寿命ドリフト:±0.2%
  - オフセット誤差:±0.7mV
  - オフセット温度ドリフト:±10µV/℃
  - オフセット寿命ドリフト:±12mA
  - 非線形性:±0.2%
- 外部の磁界に対する高い耐性
- 高速応答
  - 信号帯域幅:250kHz
  - 応答時間:1µs
  - 伝搬遅延:110ns
- 動作電源電圧範囲:3V～5.5V
- 双方向および単方向の電流センシング
- 複数の感度オプション:
  - 25mV/A～200mV/A の範囲
- 安全関連認証 (予定)
  - UL 1577 部品認定プログラム
  - IEC/CB 62368-1

2 アプリケーション

- オンボード チャージャ
- DC/DC コンバータ
- 回転子励起
- HVAC 向けコンプレッサ
- 高電圧 PDU
- EV (電気自動車) 充電

3 概要

TMCS1127-Q1 は、業界をリードする絶縁性と精度を備えたガルバニック絶縁ホール効果電流センサです。入力電流に比例する出力電圧により、優れた直線性と、あらゆる感度オプションで低ドリフトを実現しています。ドリフト補償を内蔵した高精度のシグナル コンディショニング回路は、温度範囲と寿命全体にわたって、システム レベルのキャリブレーションを必要としない 2.75% 未満の最大感度誤差を達成しており、寿命と温度ドリフトの両方を含む 1 回限りの室温キャリブレーションで、1.5% 未満の最大感度誤差を達成しています。

AC または DC 入力電流は内部導体を流れ、そこで発生する磁界を、内蔵のオンチップ ホール効果センサで測定します。コアレス構造のため、磁気コンセントレータは不要です。差動ホール センサは、外部の浮遊磁界による干渉を排除します。導体抵抗が小さいと、測定可能な電流範囲が最大 ±96A まで拡大すると同時に、電力損失を最小化し、放熱要件を緩和できます。5kV_{RMS} に耐える絶縁と、最小 8mm の沿面距離および空間距離により、高いレベルの信頼性の高い寿命の強化動作電圧を実現します。内蔵シールドにより、優れた同相除去と過渡耐性を実現しています。

固定感度とすることで、デバイスは 3V～5.5V の単一電源で動作でき、レシオメトリック誤差をなくし、電源ノイズ除去を向上させています。

パッケージ情報

部品番号	パッケージ(1)	パッケージ サイズ(2)
TMCS1127-Q1	DVG (SOIC、10)	10.3mm × 10.3mm

(1) 供給されているすべてのパッケージについては、セクション 12 を参照してください。
(2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



代表的なアプリケーション

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Device Comparison ... 3
5 Pin Configuration and Functions ... 4
6 Specifications ... 5
6.1 Absolute Maximum Ratings ... 5
6.2 ESD Ratings ... 5
6.3 Recommended Operating Conditions ... 5
6.4 Thermal Information ... 5
6.5 Insulation Specifications ... 6
6.6 Electrical Characteristics ... 7
6.7 Typical Characteristics ... 9
7 Parameter Measurement Information ... 11
7.1 Accuracy Parameters ... 11
7.2 Transient Response Parameters ... 14
7.3 Safe Operating Area ... 15
8 Detailed Description ... 17
8.1 Overview ... 17
8.2 Functional Block Diagram ... 18
8.3 Feature Description ... 18
8.4 Device Functional Modes ... 20
9 Application and Implementation ... 20
9.1 Application Information ... 20
9.2 Typical Application ... 23
9.3 Power Supply Recommendations ... 26
9.4 Layout ... 26
10 Device and Documentation Support ... 27
10.1 Device Nomenclature ... 27
10.2 Device Support ... 27
10.3 Documentation Support ... 27
10.4 ドキュメントの更新通知を受け取る方法 ... 28
10.5 サポート・リソース ... 28
10.6 Trademarks ... 28
10.7 静電気放電に関する注意事項 ... 28
10.8 用語集 ... 28
11 Revision History ... 28
12 Mechanical, Packaging, and Orderable Information ... 28
12.1 Package Option Addendum ... 32
12.2 Tape and Reel Information ... 34

4 Device Comparison

表 4-1. Device Comparison

PRODUCT(3)	SENSITIVITY	ZERO CURRENT OUTPUT VOLTAGE	I_{IN} LINEAR MEASUREMENT RANGE(1)	
			V_S = 5V	V_S = 3.3V
TMCS1127A1A-Q1	25mV/A	2.5V	±96A(2)	–96A to 28A(2)
TMCS1127A2A-Q1	50mV/A		±48A(2)	–48A to 14A(2)
TMCS1127A3A-Q1	75mV/A		±32A	–32A to 9.3A
TMCS1127A4A-Q1	100mV/A		±24A	–24A to 7A
TMCS1127A5A-Q1	150mV/A		±16A	–16A to 4.7A
TMCS1127A6A-Q1	200mV/A		±12A	–12A to 3.5A
TMCS1127B1A-Q1	25mV/A	1.65V	–62A to 130A(2)	±62A(2)
TMCS1127B2A-Q1	50mV/A		–31A to 65A(2)	±31A
TMCS1127B3A-Q1	75mV/A		–20.7A to 43.3A(2)	±20.7A
TMCS1127B4A-Q1	100mV/A		–15.5A to 32.5A	±15.5A
TMCS1127B5A-Q1	150mV/A		–10.3A to 21.7A	±10.3A
TMCS1127C1A-Q1	25mV/A	0.33V	–9.2A to 183A(2)	–9.2A to 115A(2)
TMCS1127C2A-Q1	50mV/A		–4.6A to 91.4A(2)	–4.6A to 57.4A(2)
TMCS1127C3A-Q1	75mV/A		–3.1A to 60.9A(2)	–3.1A to 38.3A(2)
TMCS1127C4A-Q1	100mV/A		–2.3A to 45.7A(2)	–2.3A to 28.7A
TMCS1127C5A-Q1	150mV/A		–1.5A to 30.5A	–1.5A to 19.1A

(1) Linear range limited by the maximum output swing to power supply (3V to 5.5V) and ground, not by thermal limitations.
(2) Current levels must remain below both allowable continuous DC/RMS and transient peak current safe operating areas to not exceed device thermal limits. See the *Safe Operating Area* section.
(3) For more information on the device name and device options, see the *Device Nomenclature* section.

5 Pin Configuration and Functions



図 5-1. DVG Package 10-Pin SOIC Top View

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	IN+	Analog Input	Input current positive pin
2	IN–	Analog Input	Input current negative pin
3	NC	-	Reserved. Pin can be connected to GND or left floating.
4	VS	Analog	Power supply
5	NC	-	Reserved. Pin can be connected to GND or left floating.
6	VOUT	Analog Output	Output voltage
7	NC	-	Reserved. Pin can be connected to GND or left floating.
8	NC	-	Reserved. Pin can be connected to GND or left floating.
9	GND	Analog	Ground
10	NC	-	Reserved. Pin can be connected to GND or left floating.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Supply voltage	V_S		GND – 0.3	6	V
Analog output		VOUT	GND – 0.3	(V_S) + 0.3	V
No connect		NC			
Junction temperature	T_J		–65	165	°C
Storage temperature	T_{stg}		–65	165	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±4000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_S	Operating supply voltage	3	5	5.5	V
T_A (1)	Operating free-air temperature	–40		125	°C

(1) Input current safe operating area is constrained by junction temperature. Recommended condition based on use with the *TMCS1127xEVM*. Input current rating is derated for elevated ambient temperatures.

6.4 Thermal Information

THERMAL METRIC(1)		TMCS1127(2) DVG (SOIC-W-10) 10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	27.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	10.1	
Ψ_{JT}	Junction-to-top characterization parameter	4.4	
Ψ_{JB}	Junction-to-board characterization parameter	8.3	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.
(2) Applies when device is mounted on the *TMCS1127xEVM*. For more details, see the *Safe Operating Area* section.

6.5 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance(1)	Shortest terminal-to-terminal distance through air	≥ 8	mm
CPG	External creepage(1)	Shortest terminal-to-terminal distance across the package surface	≥ 8	mm
CTI	Comparative tracking index	DIN EN 60112; IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V_{RMS}	I-IV	
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1344	V_{PK}
V_{IOWM}	Maximum reinforced isolation working voltage	AC voltage (sine wave)	600	V_{RMS}
			849	V_{DC}
	Maximum basic isolation working voltage	AC voltage (sine wave)	950	V_{RMS}
			1344	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	V_{TEST} = √2 x V_{ISO}, t = 60s (qualification); V_{TEST} = 1.2 × V_{IOTM}, t = 1s (100% production)	7071	V_{PK}
V_{IOSM}	Maximum surge isolation voltage(2)	Test method per IEC 62368-1, 1.2/50µs waveform, V_{TEST} = 1.3 × V_{IOSM} (qualification)	10000	V_{PK}
q_{pd}	Apparent charge(3)	Method b1: At routine test (100% production) and preconditioning (type test) V_{ini} = 1.2 × V_{IOTM}, t_{ini} = 1s; $V_{pd(m)}$ = 1.875 × V_{IORM}, t_m = 1s	≤ 5	pC
C_{IO}	Barrier capacitance, input to output(4)	V_{IO} = 0.4 sin (2πft), f = 1MHz	0.6	pF
R_{IO}	Isolation resistance, input to output(4)	V_{IO} = 500V, T_A = 25°C	> 10^{12}	Ω
		V_{IO} = 500V, 100°C ≤ T_A ≤ 125°C	> 10^{11}	Ω
		V_{IO} = 500V at T_S = 150°C	> 10^9	Ω
	Pollution degree		2	
UL 1577				
V_{ISO}	Withstand isolation voltage	V_{TEST} = V_{ISO}, t = 60s (qualification); V_{TEST} = 1.2 × V_{ISO}, t = 1s (100% production)	5000	V_{RMS}

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Take care to maintain the creepage and clearance distance of the board design to make sure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
(2) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
(3) Apparent charge is electrical discharge caused by a partial discharge (pd).
(4) All pins on each side of the barrier tied together creating a two-terminal device.

6.6 Electrical Characteristics

at T_A = 25°C, V_S = 5V on TMCS1127Axx-Q1, V_S = 3.3V on TMCS1127Bxx-Q1 and TMCS1127Cxx-Q1 (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
R_{IN}	Input Conductor Resistance	IN+ to IN–		0.7		mΩ
R_{IN}	Input Conductor Resistance Temperature Drift	T_A= –40ºC to 125ºC		2.1		µΩ/°C
$I_{IN,MAX}$	Maximum Continuous Input Current(1)	T_A= 25ºC		80		A_{RMS}
		T_A= 125ºC		44		
OUTPUT						
S	Sensitivity	TMCS1127x1A-Q1		25		mV/A
		TMCS1127x2A-Q1		50		
		TMCS1127x3A-Q1		75		
		TMCS1127x4A-Q1		100		
		TMCS1127x5A-Q1		150		
		TMCS1127x6A-Q1		200		
e_S	Sensitivity Error	0.05V ≤ V_{OUT} ≤ V_S – 0.2V		±0.4	±1.25	%
$S_{drift,therm}$	Sensitivity Thermal Drift	0.05V ≤ V_{OUT} ≤ V_S – 0.2V, T_A = –40°C to 125°C		±40	±100	ppm/°C
$S_{drift,\ life}$	Sensitivity Lifetime Drift(2)	0.05V ≤ V_{OUT} ≤ V_S – 0.2V		±0.2	±0.5	%
e_{NL}	Nonlinearity Error	V_{OUT} = 0.1V to V_S – 0.1V		±0.2		%
$V_{OUT,0A}$	Zero Current Output Voltage	TMCS1127AxA-Q1, I_{IN} = 0A		2.5		V
		TMCS1127BxA-Q1, I_{IN} = 0A		1.65		
		TMCS1127CxA-Q1, I_{IN} = 0A		0.33		
V_{OE}	Output Voltage Offset Error	TMCS1127x1A-Q1, I_{IN} = 0A		±0.7	±2	mV
		TMCS1127x2A-Q1, I_{IN} = 0A		±0.8	±2.5	
		TMCS1127x3A-Q1, I_{IN} = 0A		±1	±3	
		TMCS1127x4A-Q1, I_{IN} = 0A		±1.5	±4.5	
		TMCS1127x5A-Q1, I_{IN} = 0A		±2	±6	
		TMCS1127x6A-Q1, I_{IN} = 0A		±2.5	±7.5	
$V_{OE,\ drift,\ therm}$	Output Voltage Offset Thermal Drift	TMCS1127x1A-Q1, I_{IN} = 0A, T_A = –40°C to 125°C		±10	±30	µV/°C
		TMCS1127x2A-Q1, I_{IN} = 0A, T_A = –40°C to 125°C		±15	±40	
		TMCS1127x3A-Q1, I_{IN} = 0A, T_A = –40°C to 125°C		±20	±70	
		TMCS1127x4A-Q1, I_{IN} = 0A, T_A = –40°C to 125°C		±30	±80	
		TMCS1127x5A-Q1, I_{IN} = 0A, T_A = –40°C to 125°C		±40	±100	
		TMCS1127x6A-Q1, I_{IN} = 0A, T_A = –40°C to 125°C		±50	±120	
$I_{OS,\ drift,\ life}$	Offset Lifetime Drift(2)	Input Referred, ($V_{OUT,0A}$ – V_{REF}) / S, I_{IN} = 0A		±12	±24	mA
PSRR	Power Supply Rejection Ratio	Input Referred, V_S = 3V to 5.5V, T_A= –40ºC to 125ºC		±40	±80	mA/V
CMTI	Common Mode Transient Immunity(3)	V_{CM} = 1000V, ΔV_{OUT} < 200mV, 1µs		150		kV/µs
CMRR	Common Mode Rejection Ratio	Input Referred, DC to 60Hz		5		µA/V
CMFR	Common Mode Field Rejection	Uniform External Magnetic Field, Input Referred, DC to 1kHz			10	mA/mT
	Input Noise Density	Input Referred, Full Bandwidth		170		µA/√Hz
$C_{L,MAX}$	Maximum Capacitive Load	VOUT to GND		4.7		nF
	Short Circuit Output Current	VOUT short to GND, short to V_S		50		mA
$Swing_{VS}$	Swing to V_S Power Supply Rail	R_L = 10kΩ to GND, T_A= –40ºC to 125ºC		V_S – 0.02	V_S – 0.05	V
$Swing_{GND}$	Swing to GND			5	10	mV

at T_A = 25°C, V_S = 5V on TMCS1127Axx-Q1, V_S = 3.3V on TMCS1127Bxx-Q1 and TMCS1127Cxx-Q1 (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BANDWIDTH & RESPONSE						
BW	Analog Bandwidth	- 3dB Gain		275		kHz
SR	Slew Rate(4)	Output rate of change between reaching 10% and 90% of final value as shown in *Figure 7-2* with a 100ns input step		3		V/µs
t_r	Response Time(4)	Time between input and output reaching 90% of final values, as shown in *Figure 7-2* with a 100ns input step and a 1V output transition		1		µs
t_{pd}	Propagation Delay(4)	Time between input and output reaching 10% of final values as shown in *Figure 7-2* with a 100ns input step and a 1V output transition		110		ns
	Current Overload Recovery Time			300		ns
POWER SUPPLY						
V_S	Supply Voltage	T_A = –40ºC to 125ºC	3.0		5.5	V
I_Q	Quiescent Current	T_A = 25ºC		11	14	mA
		T_A = –40ºC to 125ºC			14.5	mA
	Power On Time	Time from V_S > 3V to valid output		34		ms

(1) Thermally limited by junction temperature. Applies when device mounted on *TMCS1127xEVM*. For more details, see the *Safe Operating Area* section.
(2) Lifetime and environmental drift specifications based on three lot AEC-Q100 qualification stress test results. Typical values are population mean +1σ from worst case stress test condition. Maximum values are tested device population mean ±6σ. Devices tested in AEC-Q100 qualification stayed within maximum limits for all stress conditions. See *Lifetime and Environmental Stability* section for more details.
(3) Refer to the *Common-Mode Transient Immunity* section for details on common-mode transient response.
(4) Refer to the *Transient Response Parameters* section for details of frequency and transient response of the device.

6.7 Typical Characteristics



図 6-1. Sensitivity vs Frequency, All Gains Normalized to 1Hz



図 6-2. Phase vs Frequency, All Gains



図 6-3. PSRR vs Frequency



図 6-4. Output Impedance vs Frequency



図 6-5. Voltage Output Step Response, Rising



図 6-6. Voltage Output Step Response, Falling



図 6-7. Current Overload Response



図 6-8. Startup Transient Response



図 6-9. Output Swing vs Output Current



図 6-10. Quiescent Current vs Temperature



図 6-11. Input Conductor Resistance vs Temperature

7 Parameter Measurement Information

7.1 Accuracy Parameters

The ideal first-order transfer function of the TMCS1127-Q1 is given by 式 1, where the output voltage is a linear function of input current. The accuracy of the device is quantified both by the error terms in the transfer function parameters, as well as by nonidealities that introduce additional error terms not in the simplified linear model. See *Total Error Calculation Examples* for example calculations of total error, including all device error terms.

$$V_{OUT} = (I_{IN} \times S) + V_{REF} \quad (1)$$

where

- V_{OUT} is the analog output voltage.
- I_{IN} is the isolated input current.
- S is the sensitivity of the device.
- V_{REF} is the zero current reference output voltage for the device variant.

7.1.1 Sensitivity Error

Sensitivity is the proportional change in the sensor output voltage due to a change in the input conductor current. This sensitivity is the slope of the first-order transfer function of the sensor (see 図 7-1). The sensitivity of the TMCS1127-Q1 is tested and calibrated at the factory for high accuracy.



図 7-1. Sensitivity, Offset, and Nonlinearity Error

Sensitivity error e_S is the deviation from ideal sensitivity and is defined in 式 2 as the variation of the best-fit measured sensitivity from the ideal sensitivity.

$$e_S = \frac{(S_{fit} - S_{ideal})}{S_{ideal}} \quad (2)$$

where

- e_S is the sensitivity error.
- S_{fit} is the best fit sensitivity.
- S_{Ideal} is the ideal sensitivity.

Sensitivity thermal drift $S_{drift,therm}$ is the change in sensitivity with temperature and is reported in ppm/°C. To calculate sensitivity error at any given temperature T use 式 3 to multiply the sensitivity thermal drift by the change in temperature from 25°C and add that value to the sensitivity error at 25°C.

$$e_{S,\Delta T} = e_{S,25°C} + (S_{drift,therm} \times \Delta T) \quad (3)$$

where

- $S_{drift,therm}$ is the sensitivity drift over temperature in ppm/°C.
- ΔT is the change in device temperature from 25°C.

Sensitivity lifetime drift $S_{drift,life}$ is the change in sensitivity due to operational and environmental stresses over the entire lifetime of the device, and is reported as a worst-case percentage change in sensitivity over lifetime at 25°C.

7.1.2 Offset Error and Offset Error Drift

Offset error is the deviation from the ideal output with zero input current and most often limits measurement accuracy at low input current levels. Offset error can be referred to the output as offset voltage error or referred to the input as offset current error. When divided by device sensitivity, S, output voltage offset error V_{OE} is input referred as input current offset error I_{OS} (see 式 4). Offset error referred to the input (RTI) allows for more direct comparisons or offset error with input current. Regardless of whether offset error is referred to the input as current offset error I_{OS}, or to the output as voltage offset error V_{OE}, offset error is a single error source and must only be included once in either input-referred or output-referred error calculations.

$$I_{OS} = \frac{V_{OE}}{S} \tag{4}$$

As shown in 図 7-1, the output voltage offset error V_{OE} of the TMCS1127-Q1 is the difference between the zero current output voltage $V_{OUT,0A}$ and the zero current output reference voltage V_{REF} (see 式 5).

$$V_{OE} = V_{OUT,0A} - V_{REF} \tag{5}$$

The output offset error V_{OE} includes magnetic offset error in the Hall sensor, offset voltage error in the signal chain, and offset error in the internal zero current output reference voltage V_{REF}.

Offset drift is the change in the offset as a function of temperature T. Output offset drift is reported in µV/°C. To calculate offset error at any given temperature, multiply the offset drift by the change in temperature and add that value to the offset error at 25°C (see 式 6).

$$V_{OE,\Delta T} = V_{OE,25°C} + \left(V_{OE,drift} \times \Delta T\right) \tag{6}$$

where

- $V_{OE,drift}$ is the output voltage offset drift with temperature in µV/°C.
- ΔT is the change in device temperature from 25°C.

7.1.3 Nonlinearity Error

Nonlinearity is the deviation of the output voltage from a linear relationship to the input current. Nonlinearity voltage, as shown in 図 7-1, is the maximum voltage deviation from the best-fit line based on measured parameters (see 式 7).

$$V_{NL} = V_{OUT,meas} - \left[\left(I_{meas} \times S_{fit}\right) + V_{OUT,0A}\right] \tag{7}$$

where

- $V_{OUT,meas}$ is the voltage output at maximum deviation from best fit.
- I_{meas} is the input current at maximum deviation from best fit.
- S_{fit} is the best-fit sensitivity of the device.
- $V_{OUT,0A}$ is the device zero current output voltage.

Nonlinearity error for the TMCS1127-Q1 is specified as a percentage of the full-scale output range, V_{FS} (see 式 8).

$$e_{NL} = \frac{V_{NL}}{V_{FS}} \quad (8)$$

7.1.4 Power Supply Rejection Ratio

Power supply rejection ratio (PSRR) is the change in device offset due to variations in supply voltage. Use 式 9 to calculate input referred offset errors caused by supply variations on TMCS1127Axx-Q1 variants. Use 式 10 to calculate input referred offset errors caused by supply variations on TMCS1127Bxx-Q1 and TMCS1127Cxx-Q1 variants.

$$e_{PSRR,A} = PSRR \times (V_S - 5V) \quad (9)$$

$$e_{PSRR,B} = e_{PSRR,C} = PSRR \times (V_S - 3.3V) \quad (10)$$

where

- PSRR is the input referred power supply rejection ratio in mA/V.
- V_S is the operational supply voltage.

7.1.5 Common-Mode Rejection Ratio

Common-mode rejection ratio (CMRR) quantifies the effective input current error due to varying voltage on the isolated input of the device. Due to magnetic coupling and galvanic isolation of the current signal, the TMCS1127-Q1 has very high rejection of input common-mode voltage. Use 式 11 to calculate the error contribution from the input common-mode voltage V_{CM}.

$$e_{CMRR} = CMRR \times V_{CM} \quad (11)$$

where

- CMRR is the input-referred common-mode rejection in µA/V.
- V_{CM} is the operational AC or DC voltage on the input of the device.

7.1.6 External Magnetic Field Errors

The TMCS1127-Q1 suppresses interference from external magnetic fields generated by adjacent high-current carrying conductors, nearby motors, magnets, or any other sources of stray magnetic fields. Common-mode field rejection (CMFR) quantifies the effective input-referred error caused by stray magnetic fields. Use 式 12 to calculate error contributions from stray external magnetic fields B_{EXT}.

$$e_{Bext} = B_{EXT} \times CMFR \quad (12)$$

where

- B_{EXT} is the intensity of the external magnetic field in mT.
- CMRF is the common-mode field rejection in mA/mT.

7.2 Transient Response Parameters

Critical TMCS1127-Q1 transient step response parameters are shown in 図 7-2. Propagation delay, t_{pd}, is the time period between the input current waveform reaching 10% of the final value and the output voltage, V_{OUT}, reaching 10% of the final value. Response time, t_r, is the time period between the input current reaching 90% of the final value and the output voltage reaching 90% of the final value, for an input current step sufficient to cause a 1V change in the output voltage. Slew rate, SR, is defined as the rate of change between the output voltage reaching 10% and 90% of the final value during the sufficiently fast input current step.



図 7-2. Transient Step Response

7.2.1 CMTI, Common-Mode Transient Immunity

CMTI is the capability of the device to tolerate a rising or falling voltage step on the input without coupling significant disturbance on the output signal. The device is specified for the maximum common-mode transition rate when the output signal does not experience a disturbance greater than 200mV lasting longer than 1µs, as shown in 図 7-3 with a 150kV/µs common-mode input step. Higher edge rates than the specified CMTI can be supported with sufficient filtering or blanking time after common-mode transitions.



図 7-3. Common-Mode Transient Response

7.3 Safe Operating Area

The isolated input current safe operating area (SOA) of the TMCS1127-Q1 is constrained by self-heating due to power dissipation in the input conductor. Depending upon the use case, the SOA is constrained by multiple conditions, including exceeding maximum junction temperature, Joule heating in the leadframe, or leadframe fusing under extremely high currents. These mechanisms depend greatly on input current amplitude and duration, along with ambient thermal conditions.

Current SOA strongly depends on the thermal environment and design of the system-level printed circuit board (PCB). Multiple thermal variables control the transfer of heat from the device to the surrounding environment, including air flow, ambient temperature, and PCB construction and design. All ratings are for a single TMCS1127-Q1 device mounted on the *TMCS1127xEVM* , or equivalent PCB design with no air flow under specified ambient temperature conditions. Device use profiles must satisfy continuous current conduction SOA capabilities for the thermal environment planned for system operation.

7.3.1 Continuous DC or Sinusoidal AC Current

The longest thermal time constants of device packaging and PCBs are in the order of seconds; therefore, any continuous DC or sinusoidal AC periodic waveform with a frequency higher than 1Hz can be evaluated based on the RMS continuous-current levels. The continuous-current capability has a strong dependence upon the operating ambient temperature range expected in operation. 図 7-4 shows the maximum continuous current-handling capability of the device when mounted on the *TMCS1127xEVM* . Current capability falls off at higher ambient temperatures because of the reduced thermal transfer from junction-to-ambient and increased power dissipation in the leadframe. By improving the thermal design of an application, the SOA can be extended to higher currents at elevated temperatures. Using larger and heavier copper power planes, providing air flow over the board, or adding heat sinking structures to the area of the device can all improve thermal performance.



図 7-4. Maximum Continuous RMS Current vs Ambient Temperature

7.3.2 Repetitive Pulsed Current SOA

For applications where current is pulsed between a high current and no current, the allowable capabilities are limited by short-duration heating in the leadframe. The TMCS1127-Q1 can tolerate higher current ranges under some conditions, however, for repetitive pulsed events, the current levels must satisfy both the pulsed current SOA and the RMS continuous current constraint. Pulse duration, duty cycle, and ambient temperature all impact the SOA for repetitive pulsed events. 図 7-5, 図 7-6, 図 7-7, and 図 7-8 illustrate repetitive stress levels based on test results from the *TMCS1127xEVM* under which parametric performance and isolation integrity was not impacted post-stress for multiple ambient temperatures. At high duty cycles or long pulse durations, this limit approaches the continuous current SOA for a RMS value defined by 式 13.

$$I_{IN,\ RMS} = I_{IN,\ P} \times \sqrt{D} \tag{13}$$

where

- $I_{IN,RMS}$ is the RMS input current level
- $I_{IN,P}$ is the pulse peak input current
- D is the pulse duty cycle



T_A = 25°C

図 7-5. Maximum Repetitive Pulsed Current vs. Pulse Duration



T_A = 85°C

図 7-6. Maximum Repetitive Pulsed Current vs. Pulse Duration



T_A = 105°C

図 7-7. Maximum Repetitive Pulsed Current vs. Pulse Duration



T_A = 125°C

図 7-8. Maximum Repetitive Pulsed Current vs. Pulse Duration

7.3.3 Single Event Current Capability

Single higher-current events that are shorter duration can be tolerated by the TMCS1127-Q1, because the junction temperature does not reach thermal equilibrium within the pulse duration. 図 7-9 shows the short-circuit duration curve for the device for single current-pulse events, where the leadframe resistance changes after stress. This level is reached before a leadframe fusing event, but must be considered an upper limit for short duration SOA. For long-duration pulses, the current capability approaches the continuous RMS limit at the given ambient temperature.



図 7-9. Single-Pulse Leadframe Capability

8 Detailed Description

8.1 Overview

The TMCS1127-Q1 is a precision Hall-effect current sensor, providing high levels of reliable reinforced isolation working voltage, ambient field rejection and high current carrying capability. A maximum total lifetime error of less than 2.75% can be achieved with no system level calibration, or less than 1.5% maximum total error can be achieved with a one-time room temperature calibration (including both temperature and lifetime drift). Numerous device options are provided for both unidirectional and bidirectional current measurements. The input current flows through a conductor between the isolated input current pins. The conductor has a 0.7mΩ resistance at room temperature and accommodates up to $44A_{RMS}$ of continuous current at 125°C ambient temperature when used with printed circuit boards of comparable thermal design, such as the *TMCS1127xEVM* . The low-ohmic leadframe path reduces power dissipation compared to alternative current measurement methodologies, and does not require any external passive components, isolated supplies, or control signals on the high-voltage side. The magnetic field generated by the input current is sensed by a Hall sensor and amplified by a precision signal chain. The device can be used for both AC and DC current measurements and has a bandwidth of 250kHz. There are multiple fixed-sensitivity device options to choose from, providing a wide variety of bidirectional linear current sensing ranges from ±10A to ±96A, as well as unidirectional linear current sensing ranges from 19A to 183A. The TMCS1127-Q1 can operate with a low voltage supply ranging from 3V to 5.5V, and is optimized for high accuracy and temperature stability, with both offset and sensitivity compensated across the entire operating temperature range.

8.2 Functional Block Diagram



図 8-1. Function Block Diagram

8.3 Feature Description

8.3.1 Current Input

Input current to the TMCS1127-Q1 passes through the isolated high-voltage side of the package leadframe into and out of the IN+ and IN– pins. The current flowing through the package generates a magnetic field that is proportional to the input current, which is measured by an integrated on-chip galvanically-isolated, precision Hall sensor. As a result of the electrostatic shielding on the Hall sensor die, only the magnetic field generated by the input current is measured, thus limiting input voltage switching pass-through to the circuitry. This configuration allows for direct measurement of currents with high-voltage transients without signal distortion on the current-sensor output. The leadframe conductor has a low resistance and a positive temperature coefficient as defined in *Electrical Characteristics*.

8.3.2 Ambient Field Rejection

The TMCS1127-Q1 is designed to provide high levels of current measurement accuracy in harsh environments. Immunity to interference from stray magnetic fields allows for use in close proximity to high current carrying traces, motor windings, inductors, or any other erroneous source of stray magnetic fields. The TMCS1127-Q1 incorporates differential Hall sensors that are strategically located and configured to reject interference from stray external magnetic fields. Ambient Field Rejection (AFR) limited only by Hall element matching and package leadframe coupling reduces errors from stray magnetic fields.

8.3.3 High-Precision Signal Chain

The TMCS1127-Q1 uses a precision, low-drift signal chain with proprietary sensor linearization techniques to provide a highly accurate and stable current measurement across the full temperature range and lifetime of the device. The device is fully tested and calibrated at the factory to account for any variations in either silicon processing, assembly, or packaging of the device. The full signal chain provides a fixed sensitivity voltage output that is proportional to the current flowing through the leadframe of the isolated input.

8.3.3.1 Temperature Stability

The TMCS1127-Q1 includes a proprietary temperature compensation technique which results in significantly improved parametric drift across the full temperature range. This compensation technique accounts for changes in ambient temperature, self-heating, and package stress. A zero-drift signal chain architecture along with Hall sensor temperature compensation methods enable stable sensitivity while minimizing offset errors across temperature. System-level performance is drastically improved across required operating conditions.

8.3.3.2 Lifetime and Environmental Stability

In addition to large thermal drift, typical magnetic current sensors suffer an additional 2% to 3% drift in sensitivity due to aging over the lifetime of the device. The same proprietary compensation techniques used in the TMCS1127-Q1 to reduce temperature drift are also used to greatly reduce lifetime drift due to aging from stress and environmental conditions especially at high operating temperatures. As shown in the *Electrical Characteristics*, the TMCS1127-Q1 has industry leading lifetime sensitivity drift realized after Highly Accelerated Stress Tests (HAST) at 130°C and 85% relative humidity (RH) during standard three lot AEC-Q100 qualifications. Low sensitivity and offset drift within the bounds specified in the *Electrical Characteristics* are also observed after 1000 hour, 125°C high temperature operating life stress tests are performed as prescribed by AEC-Q100 qualifications. These tests mimic typical device lifetime operation, and show device performance variation due to aging is vastly improved compared with typical magnetic current sensors.

8.3.4 Internal Reference Voltage

The TMCS1127-Q1 has a precision internal reference that determines the zero current output voltage, $V_{OUT,0A}$. Overall current sensing dynamic range can be optimized by choosing either of the three different zero current output voltage options listed in the *Device Comparison* table. These extremely low-drift precision zero current reference options are listed in 式 14, 式 15, and 式 16. These equations are for precise bidirectional or unidirectional current measurements using various supply voltages ranging between 3.0V to 5.5V.

TMCS1127Axx-Q1 ➔ $V_{OUT,0A} = V_{REF} = 2.5V$ (14)

TMCS1127Bxx-Q1 ➔ $V_{OUT,0A} = V_{REF} = 1.65V$ (15)

TMCS1127Cxx-Q1 ➔ $V_{OUT,0A} = V_{REF} = 0.33V$ (16)

8.3.5 Current-Sensing Measurable Ranges

The zero current reference voltage, V_{REF}, along with device sensitivity, S, and supply voltage, V_S, determine the TMCS1127-Q1 linear input current measurement ranges listed in the *Device Comparison* table. The maximum linear output voltage, $V_{OUT,max}$, is limited to 100mV less than the supply voltage as shown in 式 17. The minimum linear output voltage, $V_{OUT,min}$, is limited to 100mV above ground as shown in 式 18.

$$V_{OUT,\,max} = V_S - 100mV \quad (17)$$

$$V_{OUT,\,min} = 100mV \quad (18)$$

Overall maximum dynamic range can be optimized with proper device selection by referring minimum and maximum linear output voltage swing to minimum and maximum linear input current range by dividing output voltage by sensitivity, S (see 式 19 and 式 20).

$$I_{IN,\,max+} = \frac{(V_{OUT,\,max} - V_{OUT,\,0A})}{S} \quad (19)$$

$$I_{IN,\,max-} = \frac{(V_{OUT,\,0A} - V_{OUT,\,min})}{S} \quad (20)$$

where

- $I_{IN,max+}$ is the maximum linear measurable positive input current.
- $I_{IN,max-}$ is the maximum linear measurable negative input current.
- S is the sensitivity of the device variant.
- $V_{OUT,0A}$ is the appropriate zero current output voltage.

As examples for determining linear input current measurement range, consider TMCS1127A2A-Q1, TMCS1127B2A-Q1 and TMCS1127C2A-Q1 devices, all with 50mV/A sensitivity as shown in the *Device Comparison* table. When used with a 5V supply, the TMCS1127A2A-Q1 has a balanced ±48A bidirectional linear

current measurement range about the 2.5V zero current output reference voltage, V_{REF}, as shown in 図 8-2. When used with a 3.3V supply, the TMCS1127B2A-Q1 has a balanced ±31A bidirectional linear current measurement range about the 1.65V zero current output reference voltage. If used with a 5V supply, the linear current measurement range of the TMCS1127B2A-Q1 can be extended from –31A to 65A as shown in 図 8-2. The TMCS1127C2A-Q1 with a 0.33V zero current reference voltage is intended for measuring unidirectional currents. When used with a 3.3V supply the TMCS1127C2A-Q1 has a unidirectional linear current measurement range from –5A to 57A which can be extended from –5A to 91.4A when used with a 5V supply.



図 8-2. Output Voltage Relationship to Input Current for TMCS1127x2A-Q1

8.4 Device Functional Modes

8.4.1 Power-Down Behavior

As a result of the inherent galvanic isolation of the device, very little consideration must be paid to powering down the device, as long as the limits in the *Absolute Maximum Ratings* table are not exceeded on any pins. The isolated current input and the low-voltage signal chain can be decoupled in operational behavior, as either can be energized with the other shutdown, as long as the isolation barrier capabilities are not exceeded. The low-voltage power supply can be powered down while the isolated input is still connected to an active high-voltage signal or system.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The key feature sets of the TMCS1127-Q1 provide significant advantages in any application where an isolated current measurement is required.

- Galvanic isolation provides a high isolated working voltage and excellent immunity to input voltage transients.
- Hall-based measurement simplifies system level designs without the need for a power supply on the high-voltage (HV) side.
- An input current path through the low impedance conductor minimizes power dissipation.

- Excellent accuracy and low temperature drift eliminate the need for multipoint calibrations without sacrificing system performance.
- A wide operating supply range enables a single device to function across a wide range of voltage levels.

These advantages increase system-level performance while minimizing complexity for any application where precision current measurements must be made on isolated currents. Specific examples and design requirements are detailed in the following section.

9.1.1 Total Error Calculation Examples

Users can calculate the total error for any arbitrary device condition and current level. Consider error sources like input-referred offset current (I_{OS}), Common Mode Rejection Ratio (CMRR), Power Supply Rejection Ratio (PSRR), sensitivity error, nonlinearity, as well as errors caused by any external magnetic fields (B_{EXT}). Compare each of these error sources in percentage terms, as some are significant drivers of error and some have inconsequential impact to current measurement error. Offset (式 21), CMRR (式 22), PSRR (式 23), and external magnetic field error (式 24) are all referred to the input, and so are divided by the actual input current I_{IN} to calculate percentage errors. For sensitivity error and nonlinearity error calculations, the percentage limits explicitly specified in the *Electrical Characteristics* table can be used.

$$e_{Ios} = \frac{I_{OS}}{I_{IN}} \times 100\% = \frac{V_{OE}}{S \times I_{IN}} \times 100\% \quad (21)$$

$$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \times 100\% \quad (22)$$

$$e_{PSRR,\ A} = \frac{PSRR \times (V_S - 5V)}{I_{IN}} \times 100\%\ ;\ e_{PSRR,\ B} = e_{PSRR,\ C} = \frac{PSRR \times (V_S - 3.3V)}{I_{IN}} \times 100\% \quad (23)$$

$$e_{Bext} = \frac{B_{EXT} \times CMFR}{I_{IN}} \times 100\% \quad (24)$$

where

- V_{OE} is the output-referred offset voltage error.
- V_{CM} is the input common-mode voltage.
- $e_{PSRR,A}$ is the power supply rejection error for TMCS1127Axx-Q1 devices.
- $e_{PSRR,B}$ is the power supply rejection error for TMCS1127Bxx-Q1 devices.
- $e_{PSRR,C}$ is the power supply rejection error for TMCS1127Cxx-Q1 devices.
- V_S is the supply voltage.
- CMFR is the common-mode magnetic field rejection.

When calculating error contributions across temperature, only offset error and sensitivity error contributions vary significantly. To determine the offset error across temperature, use 式 25 to calculate total input-referred offset error current, I_{OS}, at any ambient temperature, T_A.

$$e_{Ios,\Delta T} = \frac{V_{OE,25°C} + \left(V_{OE,drift} \times |\Delta T|\right)}{S \times I_{IN}} \times 100\% \quad (25)$$

where

- $V_{OE,25°C}$ is the output-referred offset error at 25°C.
- $V_{OE,drift}$ is the output-referred offset drift with temperature in µV/°C.
- ΔT is the change in temperature from 25°C.
- S is the sensitivity of the device variant.

Sensitivity error at 25°C is specified as $e_{S,25°C}$ in the *Electrical Characteristics* table along with sensitivity variation over temperature as sensitivity thermal drift $S_{drift,therm}$ in ppm/°C. To determine the sensitivity error across temperature, use 式 26 to calculate sensitivity error at any ambient temperature, T_A, over the given application operating ambient temperature range between –40°C and 125°C.

$$e_{S,\Delta T} = e_{S,\,25°C} + \left(S_{drift,\,therm} \times |\Delta T| \times 100\%\right) \quad (26)$$

To accurately calculate the total expected error of the device, the contributions from each of the individual components above must be understood in reference to operating conditions. To account for the individual error sources that are statistically uncorrelated, use a root sum square (RSS) error calculation to calculate total error. For the TMCS1127-Q1, only the input-referred offset current (I_{OS}), CMRR, and PSRR are statistically correlated. These error terms are lumped in an RSS calculation to reflect this nature, as shown in 式 27 for room temperature and in 式 28 across a given temperature range. The same methodology can be applied for calculating typical total error by using the appropriate error term specification.

$$e_{RSS} = \sqrt{\left(e_{Ios}+e_{PSRR}+e_{CMRR}\right)^2 + \left(e_{Bext}\right)^2 + \left(e_S\right)^2 + \left(e_{NL}\right)^2} \quad (27)$$

$$e_{RSS,\Delta T} = \sqrt{\left(e_{Ios,\Delta T}+e_{PSRR}+e_{CMRR}\right)^2 + \left(e_{Bext}\right)^2 + \left(e_{S,\Delta T}\right)^2 + \left(e_{NL}\right)^2} \quad (28)$$

The total error calculation has a strong dependence on the actual input current, therefore always calculate total error across the dynamic range that is required. These curves asymptotically approach the sensitivity and nonlinearity error at high current levels, and approach infinity at low current levels due to offset error terms with input current in the denominator. Key figures of merit for any current-measurement system include the total error percentage at full-scale current, as well as the dynamic range of input current over which the error remains below some key level. 図 9-1 shows the RSS maximum total error as a function of input current for a TMCS1127A2A-Q1 at room temperature and across the full temperature range with a 5.25V supply.



図 9-1. RSS Error vs Input Current

9.1.1.1 Room-Temperature Error Calculations

For room-temperature total error calculations, specifications across temperature and drift are ignored. As an example, consider a TMCS1127B2A-Q1 with a supply voltage (V_S) of 3.1V and a worst-case common-mode excursion of 600V to calculate operating-point-specific parameters. Consider a measurement error due to an external 400µT magnetic field generated by a $20A_{DC}$ current flowing through an adjacent trace or conductor that is 10mm away. The full-scale current range of the device in specified conditions is slightly greater than ±31A, as shown in the *Device Comparison* table. In this case, the calculating error at both 25A and 12.5A highlights error dependencies on the input-current level. 表 9-1 shows the individual error components and RSS maximum total error calculations at room temperature under the conditions specified. Relative to other errors, the additional errors from CMRR, external ambient magnetic fields B_{EXT} and nonlinearity are negligible, and can typically be excluded from total error calculations.

表 9-1. Total Error Calculation: Room Temperature Example

ERROR COMPONENT	SYMBOL	EQUATION	ERROR AT I_{IN} = 25A	ERROR AT I_{IN} = 12.5A
Input offset error	e_{Ios}	$e_{Ios} = \frac{I_{OS}}{I_{IN}} \times 100\% = \frac{V_{OE}}{S \times I_{IN}} \times 100\% = \frac{\pm 2.5mV}{50mV/A \times I_{IN}} \times 100\%$	±0.2%	±0.4%
PSRR error	e_{PSRR}	$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}} \times 100\%$	±0.06%	±0.13%
CMRR error	e_{CMRR}	$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \times 100\%$	±0.01%	±0.02%
External Field error	e_{Bext}	$e_{Bext} = \frac{B_{EXT} \times CMFR}{I_{IN}} \times 100\%$	±0.02%	±0.03%
Sensitivity error	e_S	Specified in *Electrical Characteristics*	±1.25%	±1.25%
Nonlinearity error	e_{NL}	Specified in *Electrical Characteristics*	±0.2%	±0.2%
RSS total error	e_{RSS}	$e_{RSS} = \sqrt{(e_{Ios}+e_{PSRR}+e_{CMRR})^2 + (e_{Bext})^2 + (e_S)^2 + (e_{NL})^2}$	1.30%	1.38%

9.1.1.2 Full-Temperature Range Error Calculations

To calculate total error across any specific temperature range, use 式 27 and 式 28 for RSS maximum total errors, similar to the example for room temperatures. Conditions from the example in *Room-Temperature Error Calculations* are replaced with the respective equations and error components for a –40°C to 85°C temperature range below in 表 9-2.

表 9-2. Total Error Calculation: –40°C to 85°C Example

ERROR COMPONENT	SYMBOL	EQUATION	ERROR AT I_{IN} = 25A	ERROR AT I_{IN} = 12.5A
Input offset error	$e_{Ios,\Delta T}$	$e_{Ios,\Delta T} = \frac{V_{OE,25°C} + (V_{OE,drift} \times \lvert\Delta T\rvert)}{S \times I_{IN}} \times 100\%$	±0.39%	±0.78%
PSRR error	e_{PSRR}	$e_{PSRR} = \frac{PSRR \times (V_S - 3.3)}{I_{IN}} \times 100\%$	±0.06%	±0.13%
CMRR error	e_{CMRR}	$e_{CMRR} = \frac{CMRR \times V_{CM}}{I_{IN}} \times 100\%$	±0.01%	±0.02%
External Field error	e_{Bext}	$e_{Bext} = \frac{B_{EXT} \times CMFR}{I_{IN}} \times 100\%$	±0.02%	±0.03%
Sensitivity error	$e_{S,\Delta T}$	$e_{S,\Delta T} = e_{S,25°C} + (S_{drift,therm} \times \lvert\Delta T\rvert \times 100\%)$	±1.85%	±1.85%
Nonlinearity error	e_{NL}	Specified in *Electrical Characteristics*	±0.2%	±0.2%
RSS total error	$e_{RSS,\Delta T}$	$e_{RSS,\Delta T} = \sqrt{(e_{Ios,\Delta T}+e_{PSRR}+e_{CMRR})^2+(e_{Bext})^2+(e_{S,\Delta T})^2+(e_{NL})^2}$	1.92%	2.08%

9.2 Typical Application

Inline sensing of inductive load currents, such as motor phases, provides significant benefits to the performance of a control systems, allowing advanced control algorithms and diagnostics with minimal post-processing. A primary challenge to inline sensing is that the current sensor is subjected to full HV supply-level PWM transients driving the load. The inherent isolation of an in-package Hall-effect current sensor topology helps overcome this challenge, providing high common-mode immunity, as well as isolation between the high-voltage motor drive levels and the low-voltage control circuitry. 図 9-2 shows the use of the TMCS1127-Q1 in such an application, driving the inductive load presented by a three phase motor.



図 9-2. Inline Motor Phase Current Sensing

9.2.1 Design Requirements

For a 3-phase current sensing application, make sure to provide linear sensing across the expected current range, and make sure that the device remains within working thermal constraints. A single TMCS1127-Q1 can be used to measure current in each phase if necessary. For this example, consider a nominal supply of 5V but a minimum of 4.9V to include for some supply variation. Maximum output swings are defined according to TMCS1127-Q1 specifications, and a full-scale current measurement of ±20A is required.

表 9-3. Example Application Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
$V_{S,nom}$	5V
$V_{S,min}$	4.9V
$I_{IN,FS}$	±20A

9.2.2 Detailed Design Procedure

The primary design parameter for using the TMCS1127-Q1 is the optimum sensitivity variant based on the required measured current levels and the selected supply voltage. Positive and negative currents are measured in this in-line phase current application example, therefore select a bidirectional variant. The TMCS1127-Q1 has a precision internal reference voltage that determines the zero current output voltage, $V_{OUT,0A}$.

The internal reference voltage on TMCS1127AxA-Q1 variants, with zero current output voltage $V_{OUT,0A}$ = 2.5V is intended for bidirectional current measurements when used with 5V power supplies. The internal reference voltage on TMCS1127BxA-Q1 variants, with zero current output voltage $V_{OUT,0A}$ = 1.65V is intended for bidirectional current measurements when used with 3.3V power supplies. Further consideration of noise and integration with an ADC can be explored, but is beyond the scope of this application design example. The TMCS1127-Q1 output voltage V_{OUT} is proportional to the input current I_{IN} as defined by 式 29 with output offset set by $V_{OUT,0A}$.

$$V_{OUT} = (I_{IN} \times S) + V_{OUT,0A} \quad (29)$$

Design of the sensing solution focuses on maximizing the sensitivity of the device while maintaining linear measurement over the expected current input range. The TMCS1127-Q1 has a linear measurable current range that is constrained by either the positive swing to supply or negative swing to ground. To account for the operating margin, consider the previously defined minimum possible supply voltage $V_{S,min}$ = 4.9V. With the

previous parameters, the maximum linear output voltage $V_{OUT,max}$ is defined by 式 30 and the minimum linear output voltage $V_{OUT,min}$ is defined by 式 31.

$$V_{OUT,\,max} = V_{S,\,min} - 100mV \quad (30)$$

$$V_{OUT,\,min} = 100mV \quad (31)$$

Design parameters for this example application are shown in 表 9-4 along with the calculated output range.

表 9-4. Example Application Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$V_{OUT,max}$	4.8V
$V_{OUT,0A}$	2.5V
$V_{OUT,max} – V_{OUT,0A}$	2.3V

These design parameters result in a maximum positive linear output voltage swing of ±2.3V about $V_{OUT,0A}$ = 2.5V. To determine which sensitivity variant of the TMCS1127-Q1 most fully uses this linear range, use 式 32 to calculate the maximum current range for a bidirectional current $±I_{IN,max}$.

$$I_{IN,\,max} = \frac{(V_{OUT,\,max} - V_{OUT,\,0A})}{S} \quad (32)$$

where

- S is the sensitivity of the relevant AxA variant.

表 9-5 shows the calculation for each gain variant of the TMCS1127-Q1 with the appropriate sensitivities.

表 9-5. Maximum Full-Scale Current Ranges With 2.3V Positive Output Swing

VARIANT	SENSITIVITY	$I_{IN,max}$
TMCS1127A1A-Q1	25mV/A	±92A
TMCS1127A2A-Q1	50mV/A	±46A
TMCS1127A3A-Q1	75mV/A	±30.6A
TMCS1127A4A-Q1	100mV/A	±23A
TMCS1127A5A-Q1	150mV/A	±15.3A
TMCS1127A6A-Q1	200mV/A	±11.5A

In general, the highest sensitivity variant is selected to provide the lowest maximum input current range that is larger than the desired full-scale current range. For the design parameters in this example, the TMCS1127A4A-Q1 with sensitivity of 100mV/A is the proper selection because the maximum ±23A linear measurable range is larger than the desired ±20A full-scale current range.

9.2.3 Application Curve

To illustrate high levels of isolation achievable between noisy high-voltage current sensing nodes and low-voltage precision current measurement and control circuitry, 図 9-3 shows the output signal from the TMCS1127-Q1 in a noisy in-phase PWM motor control example. In this example with a large induction motor under no load, no PWM edge interference is seen on the current sensor output with high-voltage PWM switching on the current sensor input, as is often pronounced on many current sensors.



図 9-3. Inline Motor Current-Sense Input and Output Signals

9.3 Power Supply Recommendations

The TMCS1127-Q1 only requires a power supply (V_S) on the low-voltage isolated side, which powers the analog circuitry independent of the isolated current input. V_S determines the full-scale output range of the analog output V_{OUT}, and can be supplied with any voltage between 3V and 5.5V. To filter noise in the power-supply path, place a low-ESR decoupling capacitor of 0.1µF between V_S and GND pins as close as possible to the supply and ground pins of the device. More decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. When used in extremely noisy environments, ferrite beads can be added close to the supply pin as shown in 図 9-4 to target and suppress high-frequency noise coupled on to system supply.



図 9-4. Power Supply Noise Filtering

The TMCS1127-Q1 power supply V_S can be sequenced independently of current flowing through the input. However, there is a power-on delay between V_S reaching the recommended operating voltage and the analog output validation. During this power-on time, the output voltage V_{OUT} can transition between GND and V_S as the output transfers from a high impedance reset state to the active drive state. If this behavior must be avoided, then provide a stable supply voltage V_S for longer than the power-on time prior to applying input current.

9.4 Layout

9.4.1 Layout Guidelines

The TMCS1127-Q1 is specified for a continuous current handling capability on the *TMCS1127xEVM* which uses 4oz copper planes. This current capability is fundamentally limited by the maximum device junction temperature and the thermal environment, primarily the PCB layout and design. To maximize current-handling capability and thermal stability of the device, take care with PCB layout and construction to optimize the thermal capability. Efforts to improve the thermal performance beyond the design and construction of the *TMCS1127xEVM* can

result in increased continuous-current capability due to higher heat transfer to the ambient environment. Keys to improving thermal performance of the PCB include:

- Use large copper planes for both input current path and isolated power planes and signals.
- Use heavier copper PCB construction.
- Place thermal via *farms* around the isolated current input.
- Provide airflow across the surface of the PCB.

9.4.2 Layout Example

An example layout, shown in 図 9-5, is from the *TMCS1127xEVM User's Guide* . Device performance is targeted for thermal and magnetic characteristics of this layout, which provides optimal current flow from the terminal connectors to the device input pins while large copper planes enhance thermal performance.



図 9-5. Recommended Board Layout

10 Device and Documentation Support

10.1 Device Nomenclature

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *DVG*), the temperature range, and the device speed range, in megahertz.

For orderable part numbers of *TMCS1127-Q1* devices in the *SOIC* package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the *Silicon Errata*.

10.2 Device Support

10.2.1 Development Support

For development tool support see the following:

- Texas Instruments, *TMCS1127xEVM*

10.3 Documentation Support

10.3.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *TMCS1127xEVM User's Guide*
- Texas Instruments, *Isolation Glossary*, application note

10.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.5 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.6 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

10.7 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.8 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
January 2025	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OUTLINE

DVG0010A

SOIC - 2.65 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DVG0010A — **SOIC - 2.65 mm max height**

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4226847/C 10/2022

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DVG0010A — **SOIC - 2.65 mm max height**

SMALL OUTLINE PACKAGE



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4226847/C 10/2022

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

12.1 Package Option Addendum

Packaging Information

Orderable Device	Status(1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan(2)	Lead/Ball Finish(6)	MSL Peak Temp(3)	Op Temp (°C)	Device Marking(4) (5)
TMCS1127A1AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127A1A Q1
TMCS1127A2AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127A2A Q1
TMCS1127A3AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127A3A Q1
TMCS1127A4AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127A4A Q1
TMCS1127A5AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127A5A Q1
TMCS1127A6AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127A6A Q1
TMCS1127B1AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127B1A Q1
TMCS1127B2AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127B2A Q1
TMCS1127B3AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127B3A Q1
TMCS1127B4AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127B4A Q1
TMCS1127B5AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127B5A Q1
TMCS1127C1AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127C1A Q1
TMCS1127C2AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127C2A Q1
TMCS1127C3AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127C3A Q1
TMCS1127C4AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127C4A Q1
TMCS1127C5AQDVGRQ1	ACTIVE	SOIC	DVG	10	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1127C5A Q1

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

12.2 Tape and Reel Information

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMCS1127A1AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127A2AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127A3AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127A4AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127A5AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127A6AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127B1AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127B2AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127B3AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127B4AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127B5AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127C1AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127C2AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127C3AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127C4AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1
TMCS1127C5AQDVGRQ1	SOIC	DVG	10	2000	330	16.4	10.75	10.7	2.7	12	16	Q1

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMCS1127A1AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127A2AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127A3AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127A4AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127A5AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127A6AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127B1AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127B2AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127B3AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127B4AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127B5AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127C1AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127C2AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127C3AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127C4AQDVGRQ1	SOIC	DVG	10	2000	350	350	43
TMCS1127C5AQDVGRQ1	SOIC	DVG	10	2000	350	350	43

PACKAGE OUTLINE

DVG0010A

SOIC - 2.65 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4226847/C 10/2022

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4226847/C 10/2022

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265