

# TMUX2889 1.8V ロジック対応、電源電圧を 5V 上回る低 Ron 電源オフ保護スイッチ

## 1 特長

- 電源電圧範囲: 1.8V~5.5V
- 電源信号範囲を超えている場合: -5.5V~5.5V
- 大電流のサポート: >1A (最大値)
- 非常に低いオン抵抗: 0.2Ω
- 低いオン抵抗平坦性: 1mΩ
- 低い THD+N: 0.001% (-100dB)
- 40°C~+125°Cの動作温度範囲
- 電源オフ保護
- 過熱保護
- 1.8V ロジック互換
- フェイルセーフ ロジック
- ブレイク ビフォー メイクのスイッチング動作

## 2 アプリケーション

- 陸上移動無線
- 防衛無線
- 超音波ガス流量トランスミッタ
- スマートドラッグ デリバリ
- アナログ入力モジュール
- 産業用モジュールの検出

## 3 概要

TMUX2889 は、独立して選択できる 2 つの 2:1 単極双投 (SPDT) スイッチ チャネルを備えた相補型金属酸化膜半導体 (CMOS) マルチプレクサです。このデバイスは単一の電源 (1.6V~5.5V) で動作しますが、-5.5V~5.5V からの電源を超える双方向アナログおよびデジタル信号を通過できます。


また TMUX2889 は、最大で ±5.5V の電源オフ保護も備えており、電源電圧が存在しない場合 ( $V_{DD} = 0V$ ) でもスイッチを絶縁します。この保護機能がない場合、内部 ESD ダイオード経由でスイッチの電圧から電源レールに電力が逆流し、残りのシステムに損傷を引き起こすおそれがあります。

0.001% の THD+N と 1mΩ  $R_{ON}$  平坦度により、TMUX2889 は歪みを発生させずに高精度のアナログ信号およびオーディオ信号を渡すよう設計されています。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
TMUX2889	YBH (DSBGA, 9)	1.6mm × 1.6mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



TMUX2889 ブロック図



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	6.11 Charge Injection.....	<b>17</b>
<b>2 アプリケーション</b> .....	<b>1</b>	6.12 Bandwidth.....	<b>17</b>
<b>3 概要</b> .....	<b>1</b>	6.13 Off Isolation.....	<b>18</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	6.14 Crosstalk.....	<b>19</b>
<b>5 Specifications</b> .....	<b>4</b>	<b>7 Detailed Description</b> .....	<b>20</b>
5.1 Absolute Maximum Ratings.....	<b>4</b>	7.1 Functional Block Diagram.....	<b>20</b>
5.2 ESD Ratings.....	<b>4</b>	7.2 Truth Table.....	<b>20</b>
5.3 Thermal Information.....	<b>5</b>	7.3 Feature Description.....	<b>20</b>
5.4 Recommended Operating Conditions.....	<b>5</b>	<b>8 Application and Implementation</b> .....	<b>22</b>
5.5 Source or Drain Continuous Current.....	<b>5</b>	8.1 Application Information.....	<b>22</b>
5.6 Electrical Characteristics.....	<b>6</b>	8.2 Typical Applications .....	<b>22</b>
5.7 Switching Characteristics.....	<b>7</b>	8.3 Power Supply Recommendations.....	<b>24</b>
5.8 Typical Characteristics.....	<b>8</b>	8.4 Layout.....	<b>24</b>
<b>6 Parameter Measurement Information</b> .....	<b>12</b>	<b>9 Device and Documentation Support</b> .....	<b>26</b>
6.1 On-Resistance.....	<b>12</b>	9.1 ドキュメントの更新通知を受け取る方法.....	<b>26</b>
6.2 On-Leakage Current.....	<b>12</b>	9.2 サポート・リソース.....	<b>26</b>
6.3 Off-Leakage Current.....	<b>13</b>	9.3 Trademarks.....	<b>26</b>
6.4 Power-Off Leakage Current.....	<b>13</b>	9.4 静電気放電に関する注意事項.....	<b>26</b>
6.5 $t_{ON}$ (VDD) and $t_{OFF}$ (VDD) Time.....	<b>14</b>	9.5 用語集.....	<b>26</b>
6.6 Transition Time.....	<b>14</b>	<b>10 Revision History</b> .....	<b>26</b>
6.7 Break-Before-Make.....	<b>15</b>	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>26</b>
6.8 Propagation Delay.....	<b>15</b>	11.1 メカニカル データ.....	<b>27</b>
6.9 THD + Noise.....	<b>16</b>		
6.10 Power Supply Rejection Ratio (PSRR).....	<b>16</b>		

## 4 Pin Configuration and Functions




図 4-1. YBH Package, 9-Ball DSBGA (Bottom View, Bump Side Up)

Legend	
Power	Input
Input or Output	Ground

表 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
A1	S1A	I/O	Source pin 1A. Can be an input or output.
A2	SEL	I	Logic control input. Controls the switch connection as provided in 表 7-1.
A3	S2A	I/O	Source pin 2A. Can be an input or output.
B1	D1	I/O	Drain pin 1. Can be an input or output.
B2	GND	GND	Ground (0 V) reference
B3	D2	I/O	Drain pin 2. Can be an input or output.
C1	S1B	I/O	Source pin 1B. Can be an input or output.
C2	VDD	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between VDD and GND. Controls the switch connection as provided in 表 7-1
C3	S2B	I/O	Source pin 2B. Can be an input or output.

(1) I = input, I/O = input or output, GND = ground, P = power.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
$V_{DD}$ to GND	Supply voltage	–0.5	6	V
$V_{SEL}$ to GND	Logic control input pin voltage	–0.5	6	V
$V_S$ or $V_D$ to GND	Source or drain voltage ( $S_x$ , $D_x$ ) to ground	–7.5	7.5	V
$I_{SEL}$	Logic control input pin current	–30	30	mA
$I_S$ or $I_D$ (CONT)	Source or drain continuous current ( $S_x$ , $D_x$ )		$I_{DC} + 10\%$ <sup>(3)</sup>	mA
$T_A$	Ambient temperature	–55	150	°C
$T_{stg}$	Storage temperature	–65	150	°C
$T_J$	Junction temperature		150	°C
$P_{tot}$	Total power dissipation <sup>(4)</sup>		750	mW

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.
- (4) For WCSP package:  $P_{tot}$  derates linearly above  $T_A = 70^\circ\text{C}$  by  $9.4\text{mW}/^\circ\text{C}$ .

### 5.2 ESD Ratings

				VALUE	UNIT
<b>TMUX2889</b>					
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins	±3000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>		±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 5.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TMUX2889	UNIT
		(YBH)	
		9 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	106	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	31.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	31.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Positive power supply voltage	1.8 <sup>(1)</sup>		5.5	V
$V_S$ or $V_D$	Signal path input/output voltage (source or drain pin) (Sx, D)	-5.5		5.5	V
$V_{SEL}$ or $V_{EN}$	Address or enable pin voltage	0		5.5	V
$I_S$ or $I_D (CONT)$	Source or drain continuous current (Sx, D)			$I_{DC}$ <sup>(2)</sup>	A
$T_A$	Ambient temperature	-40		125	°C

(1) Device operational  $\pm 10\%$  of minimum  $V_{DD}$  down to 1.6V

(2) Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.

## 5.5 Source or Drain Continuous Current

$V_{DD} = 3.3$  V, GND = 0 V (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL ( $I_{DC}$ ) <sup>(1)</sup>				
PACKAGE	$T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$	UNIT
YBH	1.1	0.87	0.4	A

(1) Refer to Total power dissipation ( $P_{tot}$ ) limits in *Absolute Maximum Ratings* table that must be followed with max continuous current specification.

## 5.6 Electrical Characteristics

$V_{DD} = 3.3\text{ V}$ ,  $GND = 0\text{ V}$  (unless otherwise noted)

Typical at  $V_{DD} = 3.3\text{ V}$   $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
ANALOG SWITCH								
R <sub>ON</sub>	On-resistance	V <sub>S</sub> = −5 V to +5 V I <sub>D</sub> = −100 mA	25°C	0.15	0.18		Ω	
			−40°C to +85°C			0.225		Ω
			−40°C to +125°C			0.25		Ω
ΔR <sub>ON</sub>	On-resistance mismatch between channels	V <sub>S</sub> = −5 V to +5 V I <sub>D</sub> = −100 mA	25°C	0.003	0.035		Ω	
			−40°C to +85°C			0.04		Ω
			−40°C to +125°C			0.06		Ω
R <sub>ON FLAT</sub>	On-resistance flatness	V <sub>S</sub> = −5 V to +5 V I <sub>D</sub> = −100 mA	25°C	0.001	0.015		Ω	
			−40°C to +85°C			0.07		Ω
			−40°C to +125°C			0.09		Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = −100 mA	−40°C to +125°C	0.001			Ω/°C	
I <sub>S(POFF)</sub>	Source powered-off leakage current	V <sub>DD</sub> = 0 V V <sub>S</sub> = +5 V / 0 V V <sub>D</sub> = 0 V / + 5 V	25°C	0.02			μA	
			−40°C to +85°C	−0.1		0.1		μA
			−40°C to +125°C	−2		2		μA
I <sub>D(POFF)</sub>	Drain powered-off leakage current	V <sub>DD</sub> = 0 V V <sub>S</sub> = +5 V / 0 V V <sub>D</sub> = 0 V / + 5 V	25°C	0.02			μA	
			−40°C to +85°C	−0.1		0.1		μA
			−40°C to +125°C	−2		2		μA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 3.3 V Switch state is off V <sub>S</sub> = +5 V / −5 V V <sub>D</sub> = −5 V / + 5 V	25°C	0.02			μA	
			−40°C to +85°C	−0.1		0.1		μA
			−40°C to +125°C	−1		1		μA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	V <sub>DD</sub> = 3.3 V Switch state is on V <sub>S</sub> = V <sub>D</sub> = ±5 V	25°C	0.02			μA	
			−40°C to +85°C	−0.1		0.1		μA
			−40°C to +125°C	−1		1		μA
LOGIC INPUTS (SEL / EN pins)								
V <sub>IH</sub>	Logic voltage high		−40°C to +125°C	1.1		5.5	V	
V <sub>IL</sub>	Logic voltage low		−40°C to +125°C	0		0.6	V	
I <sub>IH</sub>	Input leakage current		−40°C to +125°C		1	80	nA	
I <sub>IL</sub>	Input leakage current		−40°C to +125°C	−10	−1		nA	
C <sub>IN</sub>	Logic input capacitance		−40°C to +125°C		5		pF	
POWER SUPPLY								
I <sub>DD</sub>	V <sub>DD</sub> supply current	V <sub>DD</sub> = 1.6 V to 5.5 V Logic inputs = 0 V, 5 V, or V <sub>DD</sub>	25°C	55	125		μA	
			−40°C to +85°C			130		μA
			−40°C to +125°C			140		μA

(1) When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

(2) When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

## 5.7 Switching Characteristics

$V_{DD} = 3.3\text{ V}$ ,  $GND = 0\text{ V}$  (unless otherwise noted)

Typical at  $V_{DD} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT
$t_{\text{TRAN}}$	Transition time from control input	$V_S = 3.3\text{ V}$ $R_L = 50\ \Omega$ , $C_L = 35\text{ pF}$	$25^\circ\text{C}$		10	340	us
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$			490	us
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$			490	us
$t_{\text{BBM}}$	Break-before-make time delay	$V_{DD} = 1.8\text{ V}$ to $2.5\text{ V}$ $V_S = 3.3\text{ V}$ $R_L = 50\ \Omega$ , $C_L = 35\text{ pF}$	$25^\circ\text{C}$	40		420	us
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$	40		490	us
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$	40		490	us
$t_{\text{ON}}(V_{DD})$	Device turn on time ( $V_{DD}$ to output)	$V_{DD}$ rise time = $1\ \mu\text{s}$ $R_L = 50\ \Omega$ , $C_L = 35\text{ pF}$	$25^\circ\text{C}$		175		us
$Q_{\text{INJ}}$	Charge injection	$V_S = 0\text{ V}$ , $C_L = 100\text{ pF}$	$25^\circ\text{C}$		5		pC
$O_{\text{ISO}}$	Off-isolation	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $V_S = 200\text{ mV}_{\text{RMS}}$ , $V_{\text{BIAS}} = 0\text{ V}$ , $f = 100\text{ kHz}$	$25^\circ\text{C}$		-55		dB
$X_{\text{TALK}}$	Crosstalk	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $V_S = 200\text{ mV}_{\text{RMS}}$ , $V_{\text{BIAS}} = 0\text{ V}$ , $f = 100\text{ kHz}$	$25^\circ\text{C}$		-100		dB
BW	-3dB Bandwidth	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $V_S = 200\text{ mV}_{\text{RMS}}$ , $V_{\text{BIAS}} = 0\text{ V}$	$25^\circ\text{C}$		72		MHz
$I_L$	Insertion loss	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $V_S = 200\text{ mV}_{\text{RMS}}$ , $V_{\text{BIAS}} = 0\text{ V}$ , $f = 1\text{ MHz}$	$25^\circ\text{C}$		-0.01		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62\text{ V}$ on $V_{DD}$ $R_L = 32\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 20\text{ kHz}$	$25^\circ\text{C}$		-80		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 0.5\text{ V}$ , $V_{\text{BIAS}} = 0\text{ V}$ $R_L = 600\ \Omega$ $f = 20\text{ Hz}$ to $20\text{ kHz}$	$25^\circ\text{C}$		0.0006		%
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$		0.001		%
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$		0.001		%
			$25^\circ\text{C}$		-105		dB
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$		-100		dB
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$		-100		dB
		$V_{PP} = 0.5\text{ V}$ , $V_{\text{BIAS}} = 0\text{ V}$ $R_L = 32\ \Omega$ $f = 20\text{ Hz}$ to $20\text{ kHz}$	$25^\circ\text{C}$		0.0008		%
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$		0.001		%
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$		0.001		%
			$25^\circ\text{C}$		-102		dB
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$		-100		dB
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$		-100		dB
$C_{S(\text{OFF})}$	Source off capacitance	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$	$25^\circ\text{C}$		70		pF
$C_{S(\text{ON})}$ , $C_{D(\text{ON})}$	On capacitance	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$	$25^\circ\text{C}$		40		pF
$T_{\text{SD}}$	Thermal Shutdown				160		$^\circ\text{C}$
$T_{\text{HYST}}$	Thermal Hysteresis				20		$^\circ\text{C}$

## 5.8 Typical Characteristics

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 5-1. On-Resistance vs Source or Drain Voltage




Figure 5-2. On-Resistance vs Temperature




Figure 5-3. Leakage Current vs Source Voltage




Figure 5-4. ISOFF Leakage Current vs Source Voltage




Figure 5-5. IDOFF Leakage Current vs Drain Voltage




Figure 5-6. ISOFF Leakage Current vs Source Voltage



## 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




図 5-7. Logic Threshold vs Supply Voltage




図 5-8. Supply Current vs Supply Voltage




図 5-9. Supply Current vs Logic Voltage




図 5-10. Charge Injection vs Source Voltage




図 5-11.  $t_{\text{TRAN}}$  vs Temperature




図 5-12.  $t_{\text{TRAN}}$  vs Supply Voltage

## 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




図 5-13. tBBM vs Supply Voltage




図 5-14. Insertion Loss vs Frequency




図 5-15. Off Isolation vs Frequency




図 5-16. Crosstalk vs Frequency

## 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




図 5-17. THD+N vs Frequency




図 5-18. THD+N vs Frequency




図 5-19. ACPSRR vs Frequency





図 5-20. Maximum Signal Swing

## 6 Parameter Measurement Information

### 6.1 On-Resistance


The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. [Figure 6-1](#) shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ .



**Figure 6-1. On-Resistance Measurement Setup**

### 6.2 On-Leakage Current


Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ . Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ . Either the source pin or drain pin is left floating during the measurement. [Figure 6-2](#) shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .



**Figure 6-2. On-Leakage Measurement Setup**

### 6.3 Off-Leakage Current


Source and drain off-leakage current is defined as the leakage current flowing into or out of the source or drain pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$  and  $I_{D(OFF)}$ . 6-3 shows the setup used to measure off-leakage current.



6-3. Off-Leakage Measurement Setup


### 6.4 Power-Off Leakage Current


Powered-off source and drain leakage current is defined as the leakage current flowing into or out of the source or drain pin when the device is powered off. This current is denoted by the symbol  $I_{PS(OFF)}$  and  $I_{PD(OFF)}$ . 6-4 shows the setup used to measure off-leakage current.



6-4. Power-off Leakage Measurement Setup


## 6.5 $t_{ON}(V_{DD})$ and $t_{OFF}(V_{DD})$ Time


The  $t_{ON}(V_{DD})$  time is defined as the time taken by the output of the device to rise 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system.  6-5 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON}(V_{DD})$ .



 6-5.  $t_{ON}(V_{DD})$  and  $t_{OFF}(V_{DD})$  Time Measurement Setup

## 6.6 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the control signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  6-6 shows the setup used to measure transition time, denoted by the symbol  $t_{TRANSITION}$ .



 6-6. Transition-Time Measurement Setup

## 6.7 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 6-7 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{\text{OPEN(BBM)}}$ .




Figure 6-7. Break-Before-Make Delay Measurement Setup

## 6.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 6-8 shows the setup used to measure propagation delay, denoted by the symbol  $t_{\text{PD}}$ .





Figure 6-8. Propagation Delay Measurement Setup

## 6.9 THD + Noise


The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.



### Figure 6-9. THD + N Measurement Setup

### 6.10 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100 mV<sub>PP</sub>. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.



### 6-10. AC PSRR Measurement Setup



## 6.11 Charge Injection

Any mismatch in capacitance results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ . Figure 6-11 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




Figure 6-11. Charge-Injection Measurement Setup

## 6.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 6-12 shows the setup used to measure bandwidth.





Figure 6-12. Bandwidth Measurement Setup

### 6.13 Off Isolation


Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. [Figure 6-13](#) shows the setup used to measure, and the equation used to calculate off isolation.




**Figure 6-13. Off Isolation Measurement Setup**

$$\text{Off Isolation} = 20 \times \text{Log} \left( \frac{V_{OUT}}{V_S} \right) \quad (1)$$

## 6.14 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel.  6-14 shows the setup used to measure, and the equation used to calculate crosstalk.




### 6-14. Crosstalk Measurement Setup

$$\text{Channel-to-Channel Crosstalk} = 20 \times \text{Log} \left( \frac{V_{OUT}}{V_S} \right) \quad (2)$$

## 7 Detailed Description

### 7.1 Functional Block Diagram

The TMUX2889 is an 2:1, 2-channel multiplexer or demultiplexer. Each input is turned on or turned off based on the state of the address lines and  $V_{DD}$  pin.



### 7.2 Truth Table

表 7-1 provides the truth table for the TMUX2889.

表 7-1. TMUX2889 Truth Table

VDD	SEL	Selected Input Connected To Drain (D) Pin
0	X <sup>(1)</sup>	All channels are off (Hi-Z). Device is in power-off protection.
1	0	SxA
1	1	SxB

(1) X denotes *do not care*.

### 7.3 Feature Description

#### 7.3.1 Beyond the Supply

The TMUX2889 supports signal voltages beyond the supply on the source ( $S_x$ ) and drain ( $D_x$ ) pins up to  $\pm 5.5V$ . This feature allows both AC and DC bidirectional signals above  $V_{dd}$  and below ground to pass through the switch without distortion, using a unidirectional supply. The device remains within the performance mentioned in the *Electrical Specifications*.




図 7-1. Beyond the Supply Signal Support

#### 7.3.2 Bidirectional Operation

The TMUX2889 conducts equally well from source ( $S_x$ ) to drain ( $D_x$ ) or from drain ( $D_x$ ) to source ( $S_x$ ). Each channel has very similar characteristics in both directions and supports both analog and digital signals.


#### 7.3.3 Over Temperature Protection

Because the TMUX2889 has such a low on-resistance, large continuous currents can be passed through the switch with minimal attenuation. This can cause the device to self heat and may cause damage or instability. To prevent this, the TMUX2889 has integrated over-temperature protection. When the internal temperature reaches

150°C, the switch opens and the device will stop self heating. The over temperature performance is specified within the *Electrical Specifications*.

### 7.3.4 Power-off Protection

The TMUX2889 has powered-off protection up to  $\pm 5.5\text{V}$  on the switch path. This keeps the switch in a high impedance mode and isolates the source (Sx) and drain (Dx) pins when the supply is removed ( $V_{DD} = 0\text{ V}$ ). Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path. The device performance remains within the leakage performance mentioned in the *Electrical Specifications*. For more information on powered-off protection, refer to [Eliminate Power Sequencing with Powered-off Protection Signal Switches](#).



**FIG 7-2. Beyond the Supply Signal Support**

### 7.3.5 1.8 V Logic Compatible Inputs

The TMUX2889 has 1.8V logic compatible control for all logic control inputs and the supply ( $V_{DD}$ ). 1.8V logic level inputs allows the TMUX2889 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and bill of material (BOM) cost. For more information on 1.8V logic implementations, refer to [Simplifying Design with 1.8 V logic Muxes and Switches](#).

### 7.3.6 Fail-Safe Logic

The TMUX2889 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pin of the TMUX2889 to be ramped to 5.5 V while  $V_{DD} = 0\text{ V}$ . The logic control input is protected against positive faults of up to 5.5 V in powered-off condition, but does not offer protection against negative overvoltage conditions.

## 8 Application and Implementation

### 注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information


TMUX2889 is part of the beyond the supply switches and multiplexers family of devices. This means that this device can switch signals from  $-5.5\text{V} \sim 5.5\text{V}$  with a low voltage supply from  $1.8 \sim 5.5\text{V}$ . Additionally, the TMUX2889 features powered-off protection, which keeps the switches open even when there is no supply. This unique feature combination enables the TMUX2889 to be extremely versatile for a wide variety of applications such as boosted outputs and high common mode offsets.

### 8.2 Typical Applications

#### 8.2.1 Audio Input or Output Switching

When there are multiple audio inputs available such as a line-in and a wireless connection, a switch/multiplexer is needed to switch between audio sources. This same scheme can be used in systems where there are multiple speaker outputs and one source as well. A TMUX2889 can be used for all of these use cases, easily supporting line-in audio up to  $\pm 5.5\text{V}$  with a supply/battery voltage from  $1.8 \sim 5.5\text{V}$ .  8-1 shows the block diagram for these applications. Additionally, if IEC protection is needed on the external connectors (audio jack input or external speaker), 2 TPD1E10B06 can be used.

The TMUX2889 features excellent THD+N performance, so there is minimal impact to the audio signal quality through the switch. This allows the system designer to save a significant portion of board area without impacting signal integrity. Additionally, because of the low supply current requirement, the device's supply can be driven directly with a GPIO, allowing the user to put the device into a ultra-low power mode. In this mode the TMUX2889 operates with powered-off protection, so any high voltage present on the inputs will not propagate to the outputs. This helps keep correct power up cycling and increases system robustness.



 8-1. Audio Headphone and Speaker Output Switching




図 8-2. Hearing Aid Telecoil MUX

### 8.2.1.1 Design Requirements

表 8-1. Design Parameters

PARAMETERS	VALUES
Supply ( $V_{DD}$ )	1.8~5.5V
MUX I/O signal range ( $V_S$ , $V_D$ )	-5.5V~5.5V (Beyond the Supply)
Control logic thresholds ( $V_{SEL}$ )	1.8 V to 5.5 V

### 8.2.1.2 Detailed Design Procedure

The TMUX2889 can support bidirectional signals beyond the supply without any external components except for the supply decoupling capacitors. For how the signal range is above and below the device supply range, refer to [セクション 7.3.1](#). Additionally with a very low on-resistance and an ultra flat response, the TMUX2889 has a very low THD+N as well as a reduced impact to DC losses and thermal self-heating. These features make the TMUX2889 an excellent choice for audio applications. For a more detailed analysis of the audio output switching system, refer to [セクション 8.2.1.3](#).

### 8.2.1.3 Application Curve

The low on-resistance and ultra flat response enable the TMUX2889 to have an extremely low THD+N. This results in little to no impact in audio fidelity, even in high performance systems. This allows the system designed to save a significant portion of board area without impacting signal integrity.




図 8-3. THD+N with Different Loading Conditions


### 8.3 Power Supply Recommendations


The TMUX2889 operates across a wide supply range from 1.8~5.5V, while supporting input or output signals from -5.5V~5.5V

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu\text{F}$  to 10  $\mu\text{F}$  at  $V_{\text{DD}}$  to ground. Place the bypass capacitors as close to the power supply pin of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.  8-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



 8-4. Trace Example


Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.



Some key considerations are as follows:

- For reliable operation, connect a decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F between VDD and GND. TI recommends a 0.1- $\mu$ F and 1- $\mu$ F capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

#### 8.4.2 Layout Example



8-5. TMUX2889 Layout Example

## 9 Device and Documentation Support

### 9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 9.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Changes from Revision A (July 2023) to Revision B (July 2024)	Page
• RS485/232 を削除.....	1
• Added <a href="#">図 5-20</a> .....	8
• メカニカル データを更新.....	27

Changes from Revision * (June 2023) to Revision A (July 2023)	Page
• データシートのステータスを以下のように変更:「事前情報」から「量産データ」 .....	1

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 11.1 メカニカル データ




## EXAMPLE BOARD LAYOUT

**YBH0009-C02**

**DSBGA - 0.4 mm max height**

## DIE SIZE BALL GRID ARRAY



NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

## EXAMPLE STENCIL DESIGN

YBH0009-C02

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TMUX2889YBHR</a>	Active	Production	DSBGA (YBH)   9	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	MUX2889
TMUX2889YBHR.A	Active	Production	DSBGA (YBH)   9	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	MUX2889

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX2889YBHR	DSBGA	YBH	9	3000	180.0	8.4	1.68	1.72	0.62	4.0	8.0	Q1



## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX2889YBHR	DSBGA	YBH	9	3000	182.0	182.0	20.0

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月