









TMUXHS221 JAJSP30A - AUGUST 2022 - REVISED NOVEMBER 2022

# TMUXHS221 USB 2.0 480Mbps 2:1 / 1:2 マルチプレクサ / デマルチプレクサ・ スイッチ

## 1 特長

- USB 2.0 および eUSB2 LS、FS、HS 物理層と互換
- 最大 3.3V および 3Gbps のほとんどの CMOS または 差動信号をサポートできるアナログ・スイッチ
- 5V 許容のデータ・ピン
- 低 RON:3Ω (V<sub>I/O</sub> = 0.2V 時)
- 高帯域幅:3.3GHz (-3dB BW)
- USB 2.0 または eUSB2 HS 信号に最適 (240MHz 時):
  - 挿入損失 = -0.4dB
  - 反射損失 = -22dB
  - オフ・アイソレーション / クロストーク = -32dB
- 垂直および水平方向の USB 2.0 HS アイ開口の劣化 を最小化
- 電源電圧:3.3V
- 制御ロジック入力:1.8 または3.3V
- 拡張産業用温度範囲: -40°C∼125°C
- 小型の 10 ピン、1.4mm × 1.8mm、UQFN パッケージ
- 複数のソースとピンおよび BOM 互換

## 2 アプリケーション

- PC とノート PC
- ゲーム、TV、ホーム・シアター、およびエンターテインメ ント
- データ・センターおよびエンタープライズ・コンピューテ
- 医療用アプリケーション
- 試験および測定機器
- ファクトリ・オートメーションおよび制御
- 携帯電話およびタブレット

### 3 概要

TMUXHS221 は、USB 2.0 および eUSB2 LS、FS、HS 信号伝達用に最適化された高速双方向 2:1/1:2 マルチ プレクサ / デマルチプレクサです。TMUXHS221 は、最 大 3Gbps のデータ・レートに対応する多くの高速インター フェイスに適したアナログ・パッシブ・スイッチです。 TMUXHS221 は、-0.3~3.6V の電圧範囲の差動または シングルエンド CMOS 信号処理をサポートしています。


TMUXHS221 の優れた高速性能と、非常に低いチャネ ル・オン抵抗、高帯域幅、低反射、低付加ジッタは、USB 2.0 または eUSB2 HS 信号アイ・ダイアグラムのアイ開口 の劣化を最小限に抑えます。本デバイスは、USB 2.0 HS 電気的コンプライアンスの合格を容易にする優れた高周 波応答が得られるように最適化されています。また、内部 ペア・スキュー性能を最大限に高めるため、本デバイスの データ経路は整合されています。

TMUXHS221 は、産業用および高信頼性用途などの各 種の堅牢なアプリケーションに適した拡張温度範囲で動 作します。

### パッケージ情報 <sup>(1)</sup>

部品番号		パッケージ	本体サイズ (公称)
	TMUXHS221	NKG (UQFN, 10)	1.40mm × 1.80mm

利用可能なパッケージについては、このデータシートの末尾にあ (1) る注文情報を参照してください。



アプリケーション使用事例



## **Table of Contents**

1 特長	1	7.3 Feature Description	9
2 アプリケーション		7.4 Device Functional Modes	
3 概要		8 Application and Implementation	10
4 Revision History		8.1 Application Information	10
5 Pin Configuration and Functions		8.2 Typical Applications	10
6 Specifications		8.3 Systems Examples	12
6.1 Absolute Maximum Ratings		9 Power Supply Recommendations	14
6.2 ESD Ratings		10 Layout	14
6.3 Recommended Operating Conditions		10.1 Layout Guidelines	14
6.4 Thermal Information		10.2 Layout Example	14
6.5 Electrical Characteristics		11 Device and Documentation Support	15
6.6 High-Speed Performance Parameters		11.1 Related Documentation	
6.7 Switching Characteristics		11.2 Receiving Notification of Documentation Updates	
6.8 Typical Characteristics – S-Parameters		<b>11.3</b> サポート・リソース	15
6.9 Typical Characteristics – Eye Diagrams		11.4 Trademarks	15
6.10 Typical Characteristics – R <sub>ON</sub>		11.5 Electrostatic Discharge Caution	15
7 Detailed Description		11.6 Glossary	15
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	15

## **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	changes from Revision * (August 2022) to Revision A (November 2022)	Page
•	データシートのステータスを「事前情報」から <i>「量産データ」に変更</i>	1

## **5 Pin Configuration and Functions**




図 5-1. TMUXHS221 NKG Package, 10-Pin UQFN (Top View)

表 5-1. Pin Functions

PIN		- TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	1166,	DESCRIPTION	
D+	1	I/O	Data signals Common Port, positive	
D-	2	I/O	Data signals Common Port, negative	
DA+	5	I/O	Data signals Port A, positive	
DA-	4	I/O	Data signals Port A, negative	
DB+	7	I/O	Data signals Port B, positive	
DB-	6	I/O	Data signals Port B, negative	
SEL	10	IN	Switch control configuration circular provided in ± 7.1	
OEn	8	IN	Switch control configuration signal as provided in 表 7-1.	
VCC	9	Р	3.3 V power supply	
GND	3	G	Ground	

<sup>(1)</sup> IN = input, I/O = input or output, P = power, G = ground



## **6 Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V <sub>CC-ABSMAX</sub>	V <sub>CC-ABSMAX</sub> Supply voltage		-0.5	4.0	V	
V <sub>I/O-ABSMAX</sub>	Voltage	Data pins		-0.5	5.5	V
V <sub>IN-ABSMAX</sub>	Voltage	Control pins		-0.5	4.0	V
I <sub>I/O-ABSMAX</sub>	ON-state switch current	Data pins			100	mA
T <sub>J-ABSMAX</sub>	T <sub>J-ABSMAX</sub> Junction temperature		-40	125	°C	
T <sub>STG</sub>	Storage temperature		-65	150	°C	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub> Electrostatic disch		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±5000	V
	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
VCC	Supply voltage	DC plus AC power should not exceed these limits	3.0	3.3	3.6	V
VCC <sub>RAMP</sub>	C <sub>RAMP</sub> Supply voltage ramp time		0.1		100	ms
V <sub>I/O</sub>	Voltage range for data signals (V <sub>I/O</sub> )	D, DA, DB	-0.3		3.6	V
T <sub>A</sub>	Operating free-air/ambient temperature		-40		125	°C
T <sub>J</sub>	Device junction temperature		-40		125	°C

## **6.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	NKG (UQFN)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance - High K	225.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	93.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	147.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	147.1	°C/W

(1) For more information about traditional and new thermalmetrics, see the Semiconductor and IC Package ThermalMetrics application report.

Product Folder Links: TMUXHS221

#### 6.5 Electrical Characteristics

over operating free-air temperature and supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Icc	Device active current	OEn = L		11	30	μA
I <sub>STDN</sub>	Device shutdown current	OEn = H		1.3	4	μA
C <sub>ON</sub>	Output ON capacitance to GND	OEn = L		1.7		pF
D	Channel ON resistance	V <sub>I/O</sub> =0 V , I <sub>O</sub> = -8 mA		3	5.4	Ω
R <sub>ON</sub>	Channel On resistance	$V_{I/O} = 2.4 \text{ V}, I_O = -8 \text{ mA}$		3.9	8	Ω
R <sub>ON,FLAT</sub>	Channel ON resistance flatness defined as difference of R <sub>ON</sub> over input voltage range	$V_{I/O}$ = 0 V and $V_{I/O}$ = 2.4 V; $I_O$ = -8 mA		1		Ω
AD	On-resistance match between pairs for the same channel at same $V_{\text{I/O}}$ , VCC and $T_{\text{A}}$ ,	V <sub>I/O</sub> = 0 V; I <sub>O</sub> = -8 mA			0.5	Ω
ΔR <sub>ON</sub>		$V_{I/O} = 2.4 \text{ V}; I_O = -8 \text{ mA}$			0.5	Ω
V <sub>IH</sub>	Input high voltage, control pins (OEn, SEL)		1.4		3.6	V
VIL	Input low voltage, control pins (OEn, SEL)		-0.3		0.4	
I <sub>IH</sub>	Input high current, control pins (OEn, SEL)	V <sub>IN</sub> = 3.6 V			1	μA
I <sub>IL</sub>	Input low current, control pins (OEn, SEL)	V <sub>IN</sub> = 0 V			0.2	μA
I <sub>I/O,H</sub>	Input high current, data pins (Dx, DAx, DBx)	V <sub>I/O</sub> = 3.6 V			2	μA
I <sub>I/O,L</sub>	Input low current, data pins (Dx, DAx, DBx)	V <sub>I/O</sub> = 0 V			0.2	μA
I <sub>HIZ,I/O</sub>	Leakage current through turned off switch	OEn = H; V <sub>I/O</sub> = 3.6 V			2	μA
I <sub>OFF,IN</sub>	Failsafe leakage current for control pins (IN)	VCC = 0 V, V <sub>IN</sub> = 3.6 V			10	μA
I <sub>OFF,I/O</sub>	Failsafe leakage current for data pins (I/O)	VCC = 0 V, V <sub>I/O</sub> = 3.6 V			10	μA

## **6.6 High-Speed Performance Parameters**

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
BW	-3-dB bandwidth	Relative to DC		3.3		GHz
I.	Differential insertion loss	f = 10 MHz		-0.3		dB
"L	Differential insertion loss	f = 240 MHz		-0.4		ub
R <sub>L</sub>	Differential return loss	f = 10 MHz		-32		dB
INL	Differential return loss	f = 240 MHz		-22		ub
0	Differential OFF isolation (D to	f = 10 MHz		-56		dB
O <sub>IRR</sub>	DA/DB)	f = 240 MHz		-32		ub
хт	Differential cross-talk (DA to DB or	f = 10 MHz		-64		dB
	DB to DA)	f = 240 MHz		-32		dB

## **6.7 Switching Characteristics**

over operating free-air temperature and supply voltage range (unless otherwise noted)

	PARAMETER		MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Switch propagation delay			60	80	ps
t <sub>SW</sub>	Switching time CTRL-to-Switch ON (SEL toggles in between H, L)	$R_L = 50 \Omega, C_L = 10 pF$			1	μs
t <sub>OFF</sub>	Time required for device ON-to-OFF transition (OEn = L to H)	$R_L = 50 \Omega, C_L = 10 pF$			0.5	μs
t <sub>ON</sub>	Time required for device OFF-to-ON transition (OEn = H to L)	$R_L = 50 \Omega, C_L = 10 pF$			16	μs
t <sub>SK_INTRA</sub>	Intra-pair output skew between positive and negative for same differential channel	For Dx to DAx or DBx channels		2	10	ps
t <sub>SK_INTER</sub>	Inter-pair output skew between channels	For Dx to DAx or DBx channels		2	10	ps


Copyright © 2023 Texas Instruments Incorporated


Submit Document Feedback



## **6.8 Typical Characteristics – S-Parameters**

☑ 6-1 and ☑ 6-2 show differential insertion loss and return loss repectively for a typical TMUXHS221 channel. The excellent high speed performance at 240 MHz results in minimal attenuation to the USB 2.0 or eUSB2 HS signal eye diagrams. Note: measurements are performed in TI evaluation board with board and equipment parasitics calibrated out.






Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 6.9 Typical Characteristics – Eye Diagrams

☑ 6-3 and ☑ 6-4 show a side by side comparison of 480 Mbps USB 2.0 HS signals through calibration traces (without the device) and a typical TMUXHS221 channel. Attenuation of the vertical and horizonal eye opening through the device is minimal. The mux device also adds a very negligible amount of jitter to the signals.







図 6-4. Through a Typical TMUXHS221 Channel at 480 Mbps

File Control Setup Measure Calibrate Utilities Help

☑ 6-5 and ☑ 6-6 show a side by side eye diagram comparison at 3 Gbps signals through calibration traces (without the device) and a typical TMUXHS221 channel. Attenuation of the vertical and horizonal eye opening through the device is minimal. The mux device adds only a small amount of jitter at 3 Gbps.






図 6-5. Through Calibration Traces at 3 Gbps


図 6-6. Through a Typical TMUXHS221 Channel at 3 Gbps

09 Nov 2022 14:14



## 6.10 Typical Characteristics - R<sub>ON</sub>

 $\boxtimes$  6-7,  $\boxtimes$  6-8, and  $\boxtimes$  6-9 show switch ON resistance R<sub>ON</sub> versus common mode voltage VCM, supply voltage VCC, and ambient temperature respectively. All curves are at nominal PVT conditions unless specified.




## 7 Detailed Description

#### 7.1 Overview

The TMUXHS221 is an analog passive mux with 2:1/1:2 multiplexer/demultiplexer that can work for any low-speed, high-speed, differential or single ended signals. The signals must be within the allowable voltage range of -0.3 to 3.6 V. The device is optimized for eUSB2 and USB 2.0 LS, FS, and HS signaling.

Excellent dynamic characteristics of the device allow high speed switching with minimal attenuation to the signal eye diagram with very little added jitter. While the device is recommended for the interfaces up to 3 Gbps, actual data rate where the device can be used highly depends on the electrical channels. For low loss channels where adequate margin is maintained, the device can potentially be used for higher data rates.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Output Enable and Power Savings

The TMUXHS221 has two power modes: Active or Normal operating mode and Standby or Shutdown mode. During Standby mode, the device consumes very-little current to achieve ultra low power in systems where saving power is critical. To enter Standby mode, OEn must be pulled high.

#### 7.3.2 Data Line Biasing

The TMUXHS221 does not contain any internal biasing. All channels of the device must be biased from either of the two sides to avoid floating channels.

#### 7.4 Device Functional Modes

表 7-1. Mux Configuration Control Logic for TMUXHS221(1)

SEL	OEn	Mux Configuration
L	L	D to DA
Н	L	D to DB
X	Н	All channels are disabled and Hi-Z

(1) The TMUXHS221 can tolerate polarity inversions for differential signals. Ensure that the polarity consistency is maintained for all differential pairs.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

## 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

The TMUXHS221 is an analog high-speed mux/demux that can be used for routing differential as well as single ended CMOS signals through it. The device can be used for many high speed and low speed interfaces up to 3 Gbps including the following:

- Universal Serial Bus (USB) 2.0 HS, FS, and LS
- · Embedded Universal Serial Bus (eUSB) 2.0 HS, FS, and LS
- I<sup>2</sup>C
- System Management Bus (SMBus<sup>™</sup>)
- Universal Asynchronous Receiver-Transmitter (UART™)
- · Debug interface signals
- Mipi® Camera Serial Interface (CSI-2), Display Serial Interface (DSI)
- PCle® clock
- DisplayPort<sup>™</sup> Auxiliary and Hot Plug Detect Signals
- USB-C™ SBU signals
- Low Voltage Differential Signalling (LVDS)

An available GPIO pin of a controller or hard tie to voltage level H or L can easily control the mux or demux selection pin (SEL) of the device as an application requires.

Many interfaces require AC coupling capacitors between the transmitter and receiver. The 0201 or 0402 capacitors are the preferred option, but other capacitors can also be used depending on interface speed and signal integrity needs. If AC coupling capacitors are used on both sides of the TMUXHS221, then ensure the device is biased from either side, as there is no internal biasing to the device.

#### 8.2 Typical Applications

#### 8.2.1 Routing Debug Signals to USB Port

Many electronic end-equipment such as PCs, media players, point of sales registers, printers, cameras, headphones, smartphones, tablets, and so forth use USB ports (such as USB Type-A, USB Type-B, or USB Type- $C^{\text{TM}}$ ) for in-field or factory debug interface. In such use cases debug signals are routed to USB 2.0 pins of a USB port through a mux or demux device. TMUXHS221 is a good fit for such use cases with its flexible data handling capability. TMUXHS221 virtually can handle any debug interface signals as long as they are limited to −0.3 V (minimum) to 3.6 V (maximum). The device also provides very low attenuation to both USB 2.0 and debug signals with its very low channel ON resistance, high bandwidth, and low reflection.

☑ 8-1 shows a system implementation where USB 2.0 signals are multiplexed with debug interface signals into DP/DM wires of a USB port.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




図 8-1. Routing Debug Signals to USB Port

#### 8.2.1.1 Design Requirements

表 8-1 provides various parameters and their expected values to implement the routing debug signals into the USB port. Note that the recommendation is for illustration purpose only.

20 1. Design Furdineters							
DESIGN PARAMETER	VALUE						
DA+, DA-, DB+, and DB-	Direct connect to processors, −0.3 – 3.6 V						
SEL/OEn pin maximum voltage for low	0.4 V						
SEL/OEn pin minimum voltage for high	1.4 V						
Decoupling capacitor for VCC	0.1 μF and 1 μF						

表 8-1. Design Parameters


#### 8.2.1.2 Detailed Design Procedure

The TMUXHS221 is a high-speed passive switch device that can behave as a mux or demux. Signal integrity is important because as a passive switch, the device provides no signal conditioning capability. The TMUXHS221 has an excellent electrical performance with very low channel ON resistance, high bandwidth, low reflection, and low added jitter for both debug signals and USB 2.0 signals.

- Determine the loss profile between circuits that are to be muxed or demuxed.
- Provide clean impedance and electrical length matched board traces.
- Provide a control signal for the SEL and OEn pins.
- Provide good ground connection to the board ground plane.
- See the application schematics for the recommended decouple capacitors from VCC pins to ground.

#### 8.2.1.3 Application Curves

⊠ 8-2 and ⊠ 8-3 show eye diagrams for USB 2.0 signals through calibration traces (without device) and TMUXHS221 channel. A combination of very low channel ON resistance, high bandwidth, very low reflection (retun loss), and low added jitter from the device allows 480 MBps USB 2.0 HS signals to stay almost unattenuated. Many system platforms struggle to pass USB 2.0 compliance due to high loss. TMUXHS221 allows insertion of an analog mux device in the signal path without creating any additional signal integrity challenge.



#### 8.3 Systems Examples

#### 8.3.1 PCIe Clock Muxing

№ 8-4 shows an application where TMUXHS221 is used to switch the PCIe clock. The device is measured in a TI evaluation board with an available clock source to show an added jitter less than 10 fs for all NOISE\_FOLD and PCIe 5.0 CK filter versions, which is well below PCIe 5.0 clock specifications.




図 8-4. PCle Clock Muxing

#### 8.3.2 USB-C SBU Muxing

☑ 8-5 shows an application block diagram that implements SBU cross-muxing in a USB Type-C interface for implementing DisplayPort (DP) Alternate mode using the TMUXHS221. Note that the device has adequate bandwidth to support fast Auxiliary (AUX) signals. It is also capable of handling asymetric biasing for DP AUX signals.




図 8-5. USB Type-C SBU Signals Muxing

#### 8.3.3 Switching USB Port

☑ 8-6 shows an application block diagram where TMUXHS221 is used to switch the USB port in between a handheld portable device and its connected dock.




図 8-6. Switching USB Port



## 9 Power Supply Recommendations

The TMUXHS221 does not require a power supply sequence. However, TI recommends that the device is enabled after VCC is stable and in specification. TI also recommends to place ample decoupling capacitors at the device VCC near the pin.

## 10 Layout

### 10.1 Layout Guidelines

Place supply bypass capacitors as close to the VCC pin as possible. Avoid placing the bypass capacitors near the D+/D-traces. The high-speed D+/D- traces should always be matched and must be no more than 4 inches, otherwise the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In the layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance. Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities. Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals. Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm. Route all high-speed USB signal traces over continuous planes (VCC or GND) with no interruptions. Avoid crossing over anti-etch, commonly found with plane split.

For high speed layout guidelines, refer to *High-Speed Layout Guidelines for Signal Conditioners and USB Hubs* application note.

#### **10.2 Layout Example**

☑ 10-1 shows TMUXHS221 layout example.




図 10-1. TMUXHS221 Layout Example

Submit Document Feedback

## 11 Device and Documentation Support

#### 11.1 Related Documentation

For related documenattion, see the following:

Texas Instruments, High-Speed Layout Guidelines for Signal Conditioners and USB Hubs application note

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

#### 11.4 Trademarks

SMBus<sup>™</sup> is a trademark of Intel.

UART™ is a trademark of Synopsys, Inc.

DisplayPort<sup>™</sup> is a trademark of VESA.

USB-C<sup>™</sup> and USB Type-C<sup>™</sup> are trademarks of USB Implementers Forum.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

Mipi® is a registered trademark of MIPI Alliance, Inc.

PCle® is a registered trademark of PCI-SIG.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

Tl Glossary This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	<b>5</b>		Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TMUXHS221NKGR	Active	Production	UQFN (NKG)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21
TMUXHS221NKGR.A	Active	Production	UQFN (NKG)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21
TMUXHS221NKGT	Active	Production	UQFN (NKG)   10	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21
TMUXHS221NKGT.A	Active	Production	UQFN (NKG)   10	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUXHS221NKGR	UQFN	NKG	10	3000	180.0	8.4	1.6	2.0	0.7	4.0	8.0	Q1
TMUXHS221NKGT	UQFN	NKG	10	250	180.0	8.4	1.6	2.0	0.7	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 23-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUXHS221NKGR	UQFN	NKG	10	3000	210.0	185.0	35.0
TMUXHS221NKGT	UQFN	NKG	10	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月