

# TPD4E004 4 チャンネル ESD 保護アレイ、高速データ・インターフェイス用

## 1 特長

- IEC 61000-4-2 ESD 保護:
  - ±8kV IEC 61000-4-2 接触放電
  - ±12kV IEC 61000-4-2 エアギャップ放電
- ANSI/ESDA/JEDEC JS-001:
  - ±15kV 人体モデル (HBM)
- 1.6pF の低入力静電容量
- 0.9V~5.5V の動作電源電圧範囲
- 4 チャンネル・デバイス
- 省スペースの SON (DRY) パッケージ

## 2 アプリケーション

- USB
- イーサネット
- FireWire™
- ビデオ
- 携帯電話
- SVGA ビデオ接続
- 血糖値計

## 3 概要


TPD4E004 は低静電容量の過渡電圧抑制 (TVS) デバイスです。TPD4E004 は、通信ラインに接続された高感度電子機器を静電気放電 (ESD) から保護するように設計されています。4 つのチャンネルはそれぞれ 1 対のダイオードで構成され、ESD 電流パルスが  $V_{CC}$  または  $GND$  に制御されます。TPD4E004 は、最大 ±15kV の人体モデル (HBM) の ESD パルスから保護し、IEC 61000-4-2 で規定されている ±8kV の接触放電と ±12kV のエアギャップ放電から保護します。このデバイスにはチャンネルごとに 1.6pF の容量があり、高速データ IO インターフェイスでの使用に理想的です。

TPD4E004 は、USB、イーサネット™、その他の高速アプリケーション用に設計されたクワッド ESD 構造です。

### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>
TPD4E004	DRY (SON, 6)	1.45mm × 1mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



アプリケーション回路図

## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>8</b>
<b>2 アプリケーション</b> .....	<b>1</b>	8.1 Application Information.....	8
<b>3 概要</b> .....	<b>1</b>	8.2 Typical Application.....	8
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>9</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>10</b>
<b>6 Specifications</b> .....	<b>4</b>	10.1 Layout Guidelines.....	10
6.1 Absolute Maximum Ratings.....	4	10.2 Layout Example.....	10
6.2 ESD Ratings.....	4	<b>11 Device and Documentation Support</b> .....	<b>11</b>
6.3 Recommended Operating Conditions.....	4	11.1 Documentation Support.....	11
6.4 Thermal Information.....	4	11.2 ドキュメントの更新通知を受け取る方法.....	11
6.5 Electrical Characteristics.....	5	11.3 サポート・リソース.....	11
6.6 Typical Characteristics.....	6	11.4 Trademarks.....	11
<b>7 Detailed Description</b> .....	<b>7</b>	11.5 静電気放電に関する注意事項.....	11
7.1 Overview.....	7	11.6 用語集.....	11
7.2 Functional Block Diagram.....	7	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>11</b>
7.3 Feature Description.....	7		
7.4 Device Functional Modes.....	7		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision B (March 2016) to Revision C (July 2023)</b>	<b>Page</b>
• パッケージ・サイズを含めるよう「パッケージ情報」表を更新.....	1
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• Updated the Overview section to include IEC 61000-4-2 international standard Level 3.....	7

<b>Changes from Revision A (February 2008) to Revision B (March 2016)</b>	<b>Page</b>
• 「製品情報」表、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。.....	1
• 注文情報を削除.....	1

## 5 Pin Configuration and Functions




图 5-1. DRY Package, 6-Pin SON (Top View)

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
IO1	1	IO	ESD-protected channel
IO2	2	IO	ESD-protected channel
GND	3	GND	Ground
IO3	4	IO	ESD-protected channel
IO4	5	IO	ESD-protected channel
V <sub>CC</sub>	6	PWR	Power-supply input

(1) I = input, O = outputs, GND = ground, PWR = power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.3	5.5	V
V <sub>IO</sub>	Input/output voltage	-0.3	V <sub>CC</sub> + 0.3	V
	Bump temperature (soldering)	Infrared (15 s)	220	°C
		Vapor phase (60 s)	215	
	Lead temperature (soldering, 10 s)		300	°C
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±15000	V	
		IEC 61000-4-2	Contact Discharge		±8000
			Air-Gap Discharge		±12000

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T <sub>A</sub>	Operating free-air temperature	-40	85	°C
V <sub>CC</sub>	Operating voltage for pin V <sub>CC</sub>	0.9	5.5	V
V <sub>IO</sub>	Operating voltage for pins IO1, IO2, IO3, and IO4	0	Minimum of: (5.8, V <sub>CC</sub> )	V

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPD4E004	UNIT
		DRY (SON)	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	414.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	258.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	251.6	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	70.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	248.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).


## 6.5 Electrical Characteristics

$V_{CC} = 0.9\text{ V to }5.5\text{ V}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$  (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{CC}$	Supply voltage		0.9		5.5	V
$I_{CC}$	Supply current				500	nA
$V_F$	Diode forward voltage	$I_F = 1\text{ mA}$		0.8		V
$I_I$	Channel leakage current			$\pm 1$		nA
$V_{BR}$	Break-down voltage	$I_I = 10\text{ }\mu\text{A}$	6		8	V
$C_{I/O}$	Channel input capacitance	$V_{CC} = 5\text{ V}$ , Bias of $V_{CC}/2$ , $f = 10\text{ MHz}$		1.6	2	pF

(1) Typical values are at  $V_{CC} = 5\text{ V}$  and  $T_A = 25^\circ\text{C}$ .


## 6.6 Typical Characteristics




**6-1. Forward Diode Voltage (Upper Clamp Diode) ( $V_{CC} = 0$  V, DC Sweep Across the IO Pin)**



**6-2. Leakage Current vs Temperature ( $V_{IO} = 2.5$  V)**



**6-3. Reverse Diode Curve Current IO to GND ( $V_{CC} = \text{Open}$ )**




**6-4. IO Capacitance vs Input Voltage ( $V_{CC} = 5$  V)**

## 7 Detailed Description

### 7.1 Overview

The TPD4E004 is a four-channel TVS protection diode array. The TPD4E004 is rated to dissipate contact ESD strikes of  $\pm 8$ -kV contact and  $\pm 12$ -kV air-gap, meeting Level 3 as specified in the IEC 61000-4-2 international standard. This device has a 1.6-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

TPD4E004 is a TVS which provides ESD protection for up to four channels, withstanding up to  $\pm 8$ -kV contact and  $\pm 12$ -kV air-gap ESD per IEC 61000-4-2. The monolithic technology yields exceptionally small variations in capacitance between any IO pin of TPD4E004. The small footprint is ideal for applications where space-saving designs are important.

### 7.4 Device Functional Modes

The TPD4E004 device is a passive integrated circuit that triggers when voltages are above  $V_{BR}$  or below the diodes  $V_F$  of approximately  $-0.3$  V. During ESD events, voltages as high as  $\pm 8$ -kV contact and  $\pm 12$ -kV air-gap ESD can be directed to ground through the internal diodes. Once the voltages on the protected line fall below the trigger levels of TPD4E004 (usually within 10's of nano-seconds) the device reverts back to its high-impedance state.

## 8 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

TPD4E004 is a diode array type TVS which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a tolerable level for the protected IC.

### 8.2 Typical Application




図 8-1. Application Schematic

#### 8.2.1 Design Requirements

For this design example, a single TPD4E004 is used to protect all the pins of two USB2.0 connectors. 表 8-1 lists the design parameters for the USB application.

表 8-1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on IO1, IO2, IO3, and IO4	0 V to 3.6 V
Signal voltage range on $V_{CC}$	0 V to 5.5 V
Operating Frequency	240 MHz


#### 8.2.2 Detailed Design Procedure


When placed near the USB connectors, the TPD4E004 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD4E004 is designed so that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, see the following layout and design guidelines should be followed:



1. Place the TPD4E004 solution close to the connectors. This allows the TPD4E004 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.
2. Place a 0.1- $\mu$ F capacitor very close to the  $V_{CC}$  pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.
3. Ensure that there is enough metallization for the  $V_{CC}$  and GND loop. During normal operation, the TPD4E004 consumes nA leakage current. But during the ESD event,  $V_{CC}$  and GND may see 15-A to 30-A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.
4. Leave the unused IO pins floating. In this example of protecting two USB ports, none of the IO pins will be left unused.
5. The  $V_{CC}$  pin can be connected in two different ways:
  - a. If the  $V_{CC}$  pin is connected to the system power supply, the TPD4E004 works as a transient suppressor for any signal swing above  $V_{CC} + V_F$ . A 0.1- $\mu$ F capacitor on the device  $V_{CC}$  pin is recommended for ESD bypass.
  - b. If the  $V_{CC}$  pin is not connected to the system power supply, the TPD4E004 can tolerate higher signal swing in the range up to 5.8 V. Please note that a 0.1- $\mu$ F capacitor is still recommended at the  $V_{CC}$  pin for ESD bypass.

### 8.2.3 Application Curves

 **8-2** is a capture of the voltage clamping waveform of TPD4E004 during an +8-kV Contact IEC 61000-4-2 ESD strike.



 **8-2. IEC ESD Clamping Waveforms +8-kV Contact**

## 9 Power Supply Recommendations


This device is a passive ESD protection device so there is no need to power it. Make sure that the maximum voltage specifications for each pin are not violated.

## 10 Layout







### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Example



#### Legend

	VIA to Internal GND Plane		VIA to Internal $V_{BUS}$ Plane
	Pin to GND		Signal VIA in SMD Pad
	Layer 1 Routing		Layer 2 Routing

**10-1. TPD4E004 Layout Example**

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Reading and Understanding an ESD Protection Data Sheet](#)
- Texas Instruments, [ESD Protection Layout Guide](#)

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#)を参照してください。

### 11.4 Trademarks

FireWire™ is a trademark of Apple Inc..

イーサネット™ is a trademark of Xerox Corporation.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD4E004DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2P	<a href="#">Samples</a>
TPD4E004DRYRG4	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2P	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E004DRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4E004DRYR	SON	DRY	6	5000	189.0	185.0	36.0

## GENERIC PACKAGE VIEW

**DRY 6**

**USON - 0.6 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4207181/G



DRY0006A



# PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
1:1 RATIO WITH PKG SOLDER PADS  
EXPOSED METAL SHOWN  
SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).

# EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.075 - 0.1 mm THICK STENCIL  
SCALE:40X

4222894/A 01/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated