









TPS53315 JAJS528B - DECEMBER 2010 - REVISED NOVEMBER 2023

TPS53315 12A 降圧型レギュレータ、スイッチャ内蔵

1 特長

- 変換入力電圧範囲:3V~15V VDD 入力電圧範囲:4.5V~25V
- 出力電圧範囲:0.6V~5.5V
- 5V LDO 出力
- パワー MOSFET を内蔵 (連続出力電流 12A)
- シャットダウン時電流:10µA 未満
- 自動スキップ Eco-mode により軽負荷時の効率を向
- 高速過渡応答の D-CAP IC
- 外付け抵抗によりスイッチング周波数を 250kHz~ 1MHz の範囲で選択可能
- 1% 精度、0.6V の基準電圧を内蔵
- 0.7ms、1.4ms、2.8ms、5.6ms から選択可能な内部 電圧サーボ・ソフト・スタート
- プリチャージ・スタートアップ機能
- ブーストスイッチ内蔵
- 外付け抵抗で過電流制限を調整可能
- 過電圧、低電圧、UVLO、過熱保護
- すべての出力コンデンサでセラミックコンデンサの使 用をサポート
- オープンドレインのパワー グッド表示
- サーマル パッド付き 40 ピン VQFN パッケージ

2 アプリケーション

- サーバー コンピュータおよびデスクトップ PC
- ノート PC
- 通信機器

3 概要

TPS53315 は、MOSFET を内蔵した D-CAP IC、12A 同 期スイッチャです。使いやすさに重点を置き、外部部品数 の少ない小型パッケージの電源システム用に設計されて います。

このデバイスの特長は、単一レール入力のサポート、 19mΩと7mΩの内蔵 MOSFET、1% 精度の 0.6V 基準 電圧、および内蔵ブーストスイッチです。競合上の顕著な 特長として、96%以上の最大効率、3V~15Vの幅広い 入力電圧範囲、非常に少ない外部部品数、D-CAP IC に よる超高速過渡応答、選択可能な自動スキップおよび PWM 動作、内部ソフト スタート制御、調整可能な周波 数、補償が不要、などが挙げられます。


変換入力電圧範囲は 3V~15V、電源電圧範囲は 4.5V ~25V、出力電圧範囲は 0.6V~5.5V です。

TPS53315 は 5mm × 7mm の 40 ピン VQFN パッケー ジで供給され、-40℃~85℃で動作が規定されていま す。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ ⁽²⁾
TPS53315	RGF (VQFN, 40)	7.00mm × 5.00mm

- 詳細については、セクション 10 を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



アプリケーション概略図



Table of Contents

1 特長	1	6.4 Device Functional Modes	18
2アプリケーション		7 Application and Implementation	19
3 概要		7.1 Application Information	19
4 Pin Configuration and Functions		7.2 Typical Application	19
5 Specifications		7.3 Power Supply Recommendations	27
5.1 Absolute Maximum Ratings		7.4 Layout	28
5.2 ESD Ratings		8 Device and Documentation Support	30
5.3 Recommended Operating Conditions		8.1ドキュメントの更新通知を受け取る方法	<mark>3</mark> 0
5.4 Thermal Information		8.2 サポート・リソース	30
5.5 Electrical Characteristics	6	8.3 Trademarks	
5.6 Typical Characteristics		8.4 静電気放電に関する注意事項	30
6 Detailed Description		8.5 用語集	30
6.1 Overview		9 Revision History	
6.2 Functional Block Diagram		10 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	30



4 Pin Configuration and Functions




図 4-1. RGF Package 40-Pin VQFN With Exposed Thermal Pad Top View

表 4-1. Pin Functions

PII	N	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
EN	36	I	Enable pin
GND1	1	G	GND for controller
GND2	4	G	GND for half-bridge
	16		
	17		
	18		
	19		
	20		
	21		
LL	22	В	Output of converted power; connect this pin to the output inductor.
	23		
	24		
	25		
	26		
	27		
	28		
MODE	39	I	Soft-start and skip/CCM selection; connect a resistor to select soft-start time using 表 6-2. The soft-start time is detected and stored into internal register during start-up.



表 4-1. Pin Functions (続き)

PII	N	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
	29		
N/C	31		No connection
14/0	33		140 conficction
	34		
PGOOD	32	0	Open drain power good flag provides a 1-ms start up delay after the VFB pin voltage falls within specified limits. When the VFB pin voltage goes outside the specified limits, the PGOOD pin goes low within 10 µs.
	2		
	5		
	6		
PGND	7	G	Power GND
	8		
	9		
	10		
RF	38	ı	Switching frequency selection. Connect a resistance to GND or VREG to select switching frequency using 表 6-1. The switching frequency is detected and stored during the startup.
TRIP	35	ı	OCL detection threshold setting pin, 10 μ A at room temperature, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows:
			$V_{OCL} = V_{TRIP}/8$ $(V_{TRIP} \le 1.2 \text{ V}, V_{OCL} \le 150 \text{ mV})$
VBST	30	Р	Supply input for high-side FET gate driver (boost terminal); connect capacitor from this pin to LL-node. Internally connected to the VREG pin through bootstrap MOSFET switch.
VDD	40	Р	Controller power supply input
VFB	37	I	Output feedback input; connect this pin to V _{OUT} through a resistor divider.
	11		
	12		
VIN	13	Р	Conversion power input
	14		
	15		
VREG	3	Р	5-V LDO output

⁽¹⁾ I = Input, O = Output, B = Bidirectional, G = Ground, P = Supply

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

1 3 1		,		MIN	MAX	UNIT
	VIN (main s	VIN (main supply)		-0.3	17	
	VDD			-0.3	28	
Input voltage	VBST			-0.3	24	V
	VBST(with	respect to LL)		-0.3	7	
	EN, TRIP, \	FB, RF, MODE		-0.3	7	
	LL	DC		-1	23	V
Output voltogo	LL	Pulse < 20 ns, E = 5 μJ			-7	
Output voltage	PGOOD, V	PGOOD, VREG		-0.3	7	v
	PGND			-0.3	0.3	
Source/sink current	VBST				50	mA
Lead temperature 1,6 mm (1/16 inc	h) from case fo	or 10 seconds			300	°C
Operating free-air temperature, T _A				-40	85	°C
Junction temperature, T _J			-40	150	°C	
Storage temperature, T _{stg}				- 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Lieunostano discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500] v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	,	MIN	NOM	MAX	UNIT
	VIN (main supply)	3		15	
	VDD	4.5		25	
Input voltage	VBST	4.5		21	V
	VBST(with respect to LL)	4.5		6.5	
	EN, TRIP, VFB, RF, MODE	-0.1		6.5	
Output voltage	LL	-0.8		15	V
Output voltage	PGOOD, VREG	-0.1		6.5	V
Source/sink current	VBST			50	mA
Junction tempera	ature , T _J	-40		125	°C



5.4 Thermal Information

		TPS53315	
	THERMAL METRIC ⁽¹⁾	RGF (VQFN)	UNIT
		40 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	35.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	23.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

over recommended free-air temperature range, V_{DD} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	VOLTAGE AND SUPPLY CURRENT	r				
V_{VIN}	VIN pin power conversion input voltage		3		15	٧
V_{DD}	Supply input voltage		4.5		25	V
I _{VIN(leak)}	VIN pin leakage current	V _{EN} = 0 V			1	μA
I _{VDD}	VDD supply current	VDD current, T_A = 25°C, No Load, V_{EN} = 5 V, V_{VFB} = 0.630 V		420	590	μA
I _{VDDSDN}	VDD shutdown current	VDD current, T _A = 25°C, No Load, V _{EN} = 0 V			10	μA
INTERN	AL REFERENCE VOLTAGE				'	
		VFB voltage, CCM condition ⁽¹⁾		0.6000		V
V	VFB regulation voltage	T _A = 25°C	0.597	0.600	0.603	
V_{VFB}		T _A = 0°C to 85°C	0.5952	0.600	0.6048	V
		T _A = -40°C to 85°C	0.594	0.600	0.606	
I _{VFB}	VFB input current	V _{VFB} = 0.630 V, T _A = 25°C		0.002	0.2	μA
LDO OU	TPUT				'	
V_{VREG}	LDO output voltage	0 mA ≤ I _{VREG} ≤ 30 mA	4.77	5.0	5.35	V
I _{VREG}	LDO output current ⁽¹⁾	Maximum current allowed from LDO			30	mA
V_{DO}	LDO drop out voltage	V _{DD} = 4.5 V, I _{VREG} = 30 mA			295	mV
BOOT S	TRAP SWITCH					
V _{FBST}	Forward voltage	V _{VREG-VBST} , I _F = 10 mA, T _A = 25°C		0.1	0.2	V
I _{VBSTLK}	VBST leakage current	V _{VBST} = 23 V, V _{LL} = 17 V, T _A = 25°C		0.01	1.5	μA
DUTY A	ND FREQUENCY CONTROL					
t _{OFF(min)}	Minimum off time	T _A = 25°C	150	260	400	
t _{ON(min)}	Minimum on time	V_{VIN} = 17 V, V_{OUT} = 0.6 V, R_{RF} = 0 Ω to VREG, T_A = 25°C ⁽¹⁾		35		ns
SOFTST	ART				'	
		$R_{MODE} = 39 \text{ k}\Omega$		0.7		
t	Internal SS time from V _{OUT} = 0 to	$R_{MODE} = 100 \text{ k}\Omega$		1.4		mo
t _{SS}	V _{OUT} = 95%	$R_{MODE} = 200 \text{ k}\Omega$		2.8		ms
		$R_{MODE} = 470 \text{ k}\Omega$		5.6		

Product Folder Links: TPS53315

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

6



5.5 Electrical Characteristics (続き)

over recommended free-air temperature range, V_{DD} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER	GOOD						
		PG in from lower	92.5%	96%	98.5%		
V_{THPG}	PG threshold	PG in from higher	107.5%	110%	112.5%		
		PG hysteresis	2.5%	5%	7.8%		
R _{PG}	PG transistor on-resistance		15	30	55	Ω	
t _{PGDEL}	PG Delay after soft-start		0.8	1	1.2	ms	
LOGIC T	THRESHOLD AND SETTING CONDIT	IONS					
	EN coltana thuashald	Enable	1.8			V	
V_{EN}	EN voltage threshold	Disable			0.6	V	
I _{EN}	EN input current	V _{EN} = 5 V			1	μA	
		R_{RF} = 0 Ω to GND, T_A = 25°C ⁽²⁾	200	250	300		
		R_{RF} = 187 kΩ to GND, T_A = 25°C ⁽²⁾	250	300	350		
		R_{RF} = 619 kΩ to GND, T_A = 25°C ⁽²⁾	350	400	450		
	0 1111 6	R _{RF} = Open, T _A = 25°C ⁽²⁾	450	500	550		
t _{SW}	Switching frequency	R_{RF} = 866 kΩ to VREG, T_A = 25°C ⁽²⁾	580	650	720	kHz	
		R_{RF} = 309 kΩ to VREG, T_A = 25°C ⁽²⁾	670	750	820		
		R_{RF} = 124 k Ω to VREG, T_A = 25°C ⁽²⁾	770	850	930		
		$R_{RF} = 0 \Omega$ to VREG, $T_A = 25^{\circ}C^{(2)}$	880	970	1070		
PROTEC	CTION: CURRENT SENSE						
I _{TRIP}	TRIP source current	V _{TRIP} = 1 V, T _A = 25°C	9.4	10.0	10.6	μA	
TC _{ITRIP}	TRIP current temperature coefficent	On the basis of 25°C ⁽³⁾		4700		ppm/°C	
V _{TRIP}	Current limit threshold setting range	V _{TRIP-GND} voltage	0.2		1.2	V	
	Owner of Freit House had	V _{TRIP} = 1.2 V	140	150	160		
V _{OCL}	Current limit threshold	V _{TRIP} = 0.2	19	26	33		
.,	No. 10 March 1971	V _{TRIP} = 1.2 V	-160	-150	-140	mV	
V_{OCLN}	Negative current limit threshold	V _{TRIP} = 0.2 V	-33	-26	-19		
.,	A.A	Positive	3	15			
V _{AZCADJ}	Auto zero cross adjustable range	Negative		-15	-3	mV	
PROTEC	CTION: UVP and OVP						
V _{OVP}	OVP trip threshold	OVP detect	115%	120%	125%		
t _{OVPDEL}	OVP propagation delay time	VFB delay with 50-mV overdrive		1		μs	
V _{UVP}	Output UVP trip threshold time	UVP detect	65%	70%	75%		
t _{UVPDEL}	Output UVP propagation delay time		0.8	1	1.2	ms	
t _{UVPEN}	Output UVP enable delay time	from EN to UVP workable, $R_{MODE} = 39 \text{ k}\Omega$	2.0	2.6	3.2	ms	
UVLO		1					
\ /	VDFO ING O Home In In	Wake up	4.00	4.20	4.32		
VUVVREG	VREG UVLO threshold	Hysteresis		0.25		V	
THERMA	AL SHUTDOWN	1					
-	The second electric or the second of the second of the second of the second or the sec	Shutdown temperature ⁽³⁾		145			
T_{SDN}	Thermal shutdown threshold	Hysteresis ⁽³⁾		10		°C	
		I .					

⁽¹⁾ Specified by design. Not production tested.

1


⁽²⁾ Not production tested. Test condition is V_{IN} = 12 V, V_{OUT}= 1.1 V, I_{OUT}= 5 A using application circuit shown in 🗵 7-1.

⁽³⁾ Specified by design. Not production tested.



5.6 Typical Characteristics


Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω





5.6 Typical Characteristics (continued)


Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω






5.6 Typical Characteristics (continued)


Inductor Values: IN06155: 1 $\mu H,\, 2.3$ m $\Omega,\, HCB1175\text{-}501\text{:}\ 0.5$ $\mu H,\, 0.29$ m Ω



5.6 Typical Characteristics (continued)

Inductor Values: IN06155: 1 $\mu H,\, 2.3$ m $\Omega,\, HCB1175\text{-}501\text{:}\ 0.5$ $\mu H,\, 0.29$ m Ω





11



6 Detailed Description

6.1 Overview

The TPS53315 is a high-efficiency, single channel, synchronous buck converter designed for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP integrated circuit combined with an adaptive on-time architecture. This combination is designed for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 15 V. The D-CAP integrated circuit uses the ESR of the output capacitors to sense the device current. One advantage of this control scheme is that this control scheme does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or the VREG pin. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.


The TPS53315 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms.

Product Folder Links: TPS53315

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 D-CAP™ Integrated Circuit with Adaptive On-Time

The TPS53315 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and

proportional to the output voltage
$$\left(t_{ON} \propto \frac{V_{OUT}}{V_{IN}}\right)$$

This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in 表 6-1. Leaving the resistance open sets the switching frequency to 500 kHz.




表 6-1. Resistor and Switching Frequency

RESISTOR (R _{RF}) CONNECTIONS	SWITCHING FREQUENCY (kHz)
0 Ω to GND	250
187 kΩ to GND	300
619 kΩ to GND	400
Open	500
866 kΩ to VREG	600
309 kΩ to VREG	750
124 kΩ to VREG	850
0 Ω to VREG	970

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When the signal values match, the PWM comparator asserts a set signal to terminate the off-time (turn off the low-side MOSFET and turn on high-side MOSFET). The *set* signal is valid if the inductor current level is below the OCP threshold, otherwise the off-time is extended until the current level falls below the threshold.

⊠ 6-1 and

 ⊠ 6-2 show two on-time control schemes.



6.3.2 Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP integrated circuit can be simplified as shown in \boxtimes 6-3.




図 6-3. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on-cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}}$$
(1)

For the loop stability, the 0 dB frequency, f_0 , defined in ± 2 must be lower than $\frac{1}{4}$ of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$
 (2)

According to $\stackrel{\rightarrow}{\to}$ 2, the loop stability of D-CAP integrated circuit modulator is mainly determined by the capacitor chemistry. For example, specialty polymer capacitors (SP-CAP) have C_{OUT} on the order of several 100 μF and ESR in range of 10 mΩ. These makes f_0 on the order of 100 kHz or less and the loop is stable. However, ceramic capacitors have an f_0 at more than 700 kHz, and need special care when used with this modulator. An application circuit using ceramic capacitors is described in $\text{TOV} = \text{V} \cdot \text{V} \cdot \text{V} \cdot \text{V} \cdot \text{C} \cdot \text{C} \cdot \text{C}$.

6.3.3 Ramp Signal

The TPS53315 adds a ramp signal to the 0.6-V reference to improve jitter performance. The feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with -7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

6.3.4 Auto-Skip Eco-mode Light Load Operation

While the MODE pin is pulled low through R_{MODE} , the TPS53315 automatically reduces the switching frequency at light-load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is maintained as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation $I_{\text{OUT(LL)}}$ (that is, the threshold between continuous and discontinuous conduction mode) can be calculated as shown in \vec{x} 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(3)

where

f_{SW} is the PWM switching frequency

Switching frequency versus output current in the light load condition is a function of L, V_{IN} and V_{OUT} , but it decreases almost proportionally to the output current from the $I_{OUT(LL)}$ given in \pm 3. For example, it is 60 kHz at $I_{OUT(LL)}$ /5 if the frequency setting is 300 kHz.

6.3.5 Adaptive Zero Crossing

The TPS53315 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by postponed detection and minimizes diode conduction period caused by premature detection. As a result, better light-load efficiency is delivered.

6.3.6 Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) during light-load conditions. In this mode, the switching frequency is maintained over the entire load range which is designed for applications needing tight control of the switching frequency at a cost of lower efficiency.

6.3.7 Power Good

The TPS53315 has power-good output that indicates high when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% or -5% of the target value, internal comparators detect the power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or -10% of the target value, the power-good signal becomes low after two microsecond (2- μ s) internal delay. The power-good output is an open drain output and must be pulled up externally.

For the PGOOD logic to be valid, the VDD input must be higher than 1 V. To avoid invalid PGOOD logic before the TPS53315 is powered up, TI recommends the PGOOD be pulled to VREG (either directly or through a resistor divider) because VREG remains low when the device is off.

Product Folder Links: TPS53315

引い合わせ) を送信 Copyright © 2023 Texas Instruments Incorporated

6.3.8 Current Sense and Overcurrent Protection

TPS53315 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. To provide both good accuracy and cost effective solution, TPS53315 supports temperature compensated MOSFET $R_{DS(on)}$ sensing. The TRIP pin must be connected to GND through the trip voltage setting resistor, RT_{RIP} . The TRIP pin sources I_{TRIP} current, which is 10 μA typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in ± 4 .

$$V_{TRIP}(mV) = R_{TRIP}(k\Omega) \times I_{TRIP}(\mu A)$$
(4)

The inductor current is monitored by the voltage between the GND pin and the SW pin so that the SW pin must be connected to the drain terminal of the low-side MOSFET properly. I_{TRIP} has 4700 ppm/°C temperature slope to compensate the temperature dependency of the $R_{DS(on)}$. The GND pin is used as the positive current sensing node. The GND pin must be connected to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.)

As the comparison is done during the *OFF* state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , can be calculated as shown in ± 5 .

$$I_{OCP} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(5)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, therefore the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7-ms sort-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

During CCM, the negative current limit (NCL) protects the internal FET from carrying too much current. The NCL detect threshold is set as the same absolute value as positive OCL but negative polarity. Note that the threshold continues to represent the valley value of the inductor current.

6.3.9 Overvoltage and Undervoltage Protection

The TPS53315 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, TPS53315 latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7-ms soft-start). This function is enabled 1.5 ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches the UV threshold, then both high-side MOSFET and low-side MOSFET driver is OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

6.3.10 UVLO Protection

The TPS53315 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than the UVLO threshold voltage, the switch mode power supply shuts off. This is a non-latch protection.

6.3.11 Thermal Shutdown

TPS53315 includes a temperature monitoring feature. If the temperature exceeds the threshold value (typically 145°C), TPS53315 shuts off. When the temperature falls approximately 10°C below the threshold value, the device turns on again. This is a non-latch protection.

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17

6.4 Device Functional Modes

6.4.1 Enable and Soft Start

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters the start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250 µs to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. However, switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

表 6-2. Soft-Start and MODE

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R _{MODE} (kΩ)
		0.7	39
Auto Ckin	Pull down to GND	1.4	100
Auto Skip	Pull down to GND	2.8	200
		5.6	475
		0.7	39
Forced CCM ⁽¹⁾	Connect to PGOOD	1.4	100
Forced CCIVIC	Connect to PGOOD	2.8	200
		5.6	475

⁽¹⁾ The device transitions into FCCM after the PGOOD pin goes high.



7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The TPS53315 is a high-efficiency, single channel, synchronous buck converter designed for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP integrated circuit combined with an adaptive on-time architecture. This combination is designed for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 15 V. The D-CAP integrated circuit uses the ESR of the output capacitors to sense the device current. One advantage of this control scheme is that the control scheme does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or the VREG pin. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

7.2 Typical Application

7.2.1 Typical Application Circuit Diagram




図 7-1. Typical Application Circuit Diagram

19

7.2.1.1 Design Requirements

表 7-1 lists the design requirements for the typical application.

表 7-1. Design Parameters

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT C	HARACTERISTICS					
V _{IN}	Voltage range		8	12	14	V
	Maximum Input current	V _{IN} = 8 V, I _{OUT} = 12 A		1.4		Α
I _{MAX}	No load input current	V _{IN} = 14 V, I _{OUT} = 0 A with auto-skip mode		1		mA
OUTPUT	CHARACTERISTICS					
	Output voltage			1.5		V
V _{OUT}	Output voltage regulation	Line regulation, 8 V ≤ V _{IN} ≤ 15 V		0.1%		
VOU1		Load regulation, V _{IN} = 12 V, 0 A ≤ I _{OUT} ≤ 12 A with FCCM		0.2%		
V _{RIPPLE}	Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 12 A with FCCM			mV_{PP}	
I _{LOAD}	Output load current		0		12	Α
I _{OCP}	Output overcurrent threshold			15		Α
t _{SS}	Soft-start time			1.4		ms
SYSTEM	S CHARACTERISTICS					
f _{SW}	Switching frequency			500		kHz
_	Peak efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 6 A	,	85.07%		
η	Full load efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 12 A	,	80.23%		
T _A	Operating temperature			25		°C

7.2.1.2 Detailed Design Procedure

Refer to the セクション 7.2.2.3 section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

7.2.1.2.1 Step 1: Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using 表 6-2.

7.2.1.2.2 Step 2: Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using 表 6-1.

7.2.1.2.3 Step 3: Select the Inductance

The inductance value must be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps make sure of stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by $\stackrel{>}{\atop}\sim$ 6.

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in ± 7 .

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} \tag{6}$$



$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(7)

7.2.1.2.4 Step 4: Select Output Capacitors

When organic semiconductor capacitors or specialty polymer capacitors are used, for loop stability, capacitance and ESR must satisfy $\not\equiv$ 2. For jitter performance, $\not\equiv$ 8 is a good starting point to determine ESR.

$$ESR = \frac{V_{OUT} \times 10 \,\text{mV} \times (1 - D)}{0.6 \,\text{V} \times I_{\text{IND(ripple)}}} = \frac{10 \,\text{mV} \times L \times f_{\text{SW}}}{0.6 \,\text{V}} = \frac{L \times f_{\text{SW}}}{60} \left(\Omega\right) \tag{8}$$

where

- D is the duty factor
- the required output ripple slope is approximately 10 mV per t_{SW} (switching period) in terms of VFB terminal voltage

7.2.1.2.5 Step 5: Determine the Voltage-Divider Resistance (R1 and R2)

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in the $\not = \not = \not = 0$ section. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. The recommended R2 value is between 1 k Ω and 20 k Ω . Determine R1 using \boxtimes 6-3.

$$R1 = \frac{V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2} - 0.6}{0.6} \times R2$$
(9)

7.2.1.2.6 Step 6: Select the Overcurrent Resistance (R_{TRIP})

The overcurrent setting resistor, R_{TRIP} , can be determined by ± 10 .

$$R_{TRIP}(k\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}}\right) \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}\right) \times 8 \times R_{DS(on)}(m\Omega)}{I_{TRIP}(\mu A)}$$
(10)

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- R_{DS(on)} is the thermally compensated on-time resistance value of the low-side MOSFET which is 7 mΩ


Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



7.2.1.3 Application Curves



7.2.2 Typical Application Circuit Diagram With Ceramic Output Capacitors




図 7-4. Typical Application Circuit Diagram with Ceramic Output Capacitors

English Data Sheet: SLUSAE6

7.2.2.1 Design Requirements

表 7-2 lists the design requirements for the typical application with ceramic output capacitors.

表 7-2. Design Parameters

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CI	HARACTERISTICS					
V _{IN}	Voltage range		8	12	14	V
	Maximum Input current	V _{IN} = 8 V, I _{OUT} = 12 A		1.4		Α
I _{MAX}	No load input current	V _{IN} = 14 V, I _{OUT} = 0 A with auto-skip mode		1		mA
OUTPUT	CHARACTERISTICS				'	
	Output voltage			1.5		V
V _{OUT}		Line regulation, 8 V ≤ V _{IN} ≤ 15 V		0.1%		
VOU1	Output voltage regulation	Load regulation, V _{IN} = 12 V, 0 A ≤ I _{OUT} ≤ 12 A with FCCM		0.2%		
V _{RIPPLE}	Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 12 A with FCCM		20		mV_{PP}
I _{LOAD}	Output load current		0		12	Α
I _{OCP}	Output overcurrent threshold			15		Α
t _{SS}	Soft-start time			1.4		ms
SYSTEM	S CHARACTERISTICS				'	
f _{SW}	Switching frequency			500		kHz
n	Peak efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 6 A		85.07%		
η	Full load efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 12 A		80.23%		
T _A	Operating temperature			25		°C

7.2.2.2 Detailed Design Procedure

Refer to the セクション 7.2.2.3 section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

7.2.2.2.1 Step 1: Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using 表 6-2.

7.2.2.2.2 Step 2: Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using 表 6-1.

7.2.2.2.3 Step 3: Select the Inductance

The inductance value must be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps make sure of stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by $\not \equiv 6$.

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in ± 7 .

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$

$$(11)$$



$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(12)

7.2.2.2.4 Step 4: Select Output Capacitance for Ceramic Capacitors

Refer to the セクション 7.2.2.3 section to select external components because ceramic output capacitors are used in this design.

7.2.2.2.5 Step 5: Select the Overcurrent Setting Resistance (R_{TRIP})

$$R_{TRIP}(k\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}}\right) \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}\right) \times 8 \times R_{DS(on)}(m\Omega)}{I_{TRIP}(\mu A)}$$
(13)

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- $R_{DS(on)}$ is the thermally compensated on-time resistance value of the low-side MOSFET which is 7 m Ω

7.2.2.3 External Component Selection When Using All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in ₹ 2 cannot be satisfied. The ripple injection approach as shown in Z 7-4 is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using セクション 7.2.2.2.1 through セクション 7.2.2.2.5, use the information in the セクション 7.2.2.3 section to select the ripple injection components. The C2 value can be fixed at 1 nF. Select a value for C1 between 10 nF and 200 nF.

$$\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2} \tag{14}$$

where

N is the coefficient to account for L and C_{OUT} variation.

N is also used to provide enough margin for stability. TI recommends N = 2 for V_{OUT} ≤ 1.8 V and N = 4 for V_{OUT} ≥ 3.3 V or when L ≤ 250 nH. The higher V_{OUT} needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22-µF ceramic capacitor can have only 8 µF of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using 式 15 and 式 16 when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$V_{INJ_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}}$$
(15)

$$V_{INJ_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(16)

TI recommends that V_{INJ SW} to be less than 50 mV. If the calculated V_{INJ SW} is higher than 50 mV, then other parameters must be adjusted to reduce it. For example, C_{OUT} can be increased to satisfy \pm 14 with a higher R7 value, thereby reducing V_{INJ SW}.

Copyright © 2023 Texas Instruments Incorporated 資料に関するフィードバック(ご意見やお問い合わせ)を送信

English Data Sheet: SLUSAE6



The DC voltage at the VFB pin can be calculated by \pm 17:

$$V_{VFB} = 0.6 + \frac{V_{INJ_SW} + V_{INJ_OUT}}{2}$$
 (17)


And the resistor divider value can be determined by 式 18:

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2$$
(18)


25



7.2.2.4 Application Curves



English Data Sheet: SLUSAE6



7.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3 V and 15 V (4.5-V to 25-V biased). This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is



also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the $\not\sim$ $\not\sim$ 7.4 section.

7.4 Layout

7.4.1 Layout Guidelines

Certain points must be considered before starting a layout work using the TPS53315.

- Place the power components (including input, output capacitors, inductor and TPS53315) on one side of the PCB (solder side). Place other small signal components on another side (component side). At least one inner plane must be inserted, connected to ground, to shield and isolate the small signal traces from noisy power lines.
- Place all sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layers as ground planes and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Connect the top-side resistor of the voltage divider to the positive node of VOUT capacitor because the TPS53315 controls output voltage referring to voltage across the V_{OUT} capacitor. In a same manner both bottom side resistor and GND pad of the device must be connected to the negative node of V_{OUT} capacitor. The trace from these resistors to the VFB pin must be short and thin. Place on the component side and avoid vias between these resistors and the device.
- Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground must avoid coupling to a high-voltage switching node.
- Connect the frequency setting resistor from RF pin to ground, or to the VREG pin, and make the connections
 as close as possible to the device. The trace from the RF pin to the resistor and from the resistor to ground
 must avoid coupling to a high-voltage switching node.
- Connect the MODE setting resistor from MODE pin to ground, or to the PGOOD pin, and make the
 connections as close as possible to the device. The trace from the MODE pin to the resistor and from the
 resistor to ground must avoid coupling to a high-voltage switching node.

Product Folder Links: TPS53315

 Make the PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, as short and wide as possible.

を送信 Copyright © 2023 Texas Instruments Incorporated



7.4.2 Layout Example





図 7-17. Layout Recommendation

7.4.2.1 Thermal Considerations

☑ 7-18 shows the thermal signature of the TPS53315 EVM at a switching frequency of 500 kHz. ☑ 7-19 shows the thermal signature of the TPS53315 EVM at a switching frequency of 650 kHz



29



8 Device and Documentation Support

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (December 2015) to Revision B (November 2023)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
• 商標の情報を更新	1
• 「パッケージ情報」表を更新	1
• 「アプリケーション概略図」で、V _{OUT} と VFB の間に抵抗を追加	
Changes from Revision * (May 2013) to Revision A (December 2015)	Page
「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと写	実装」セクション、「電
源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」	セクション、「メカニカ
ル、パッケージ、および注文情報」セクションを追加。	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

9-Nov-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS53315RGFR	Active	Production	VQFN (RGF) 40	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFR.A	Active	Production	VQFN (RGF) 40	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFR.B	Active	Production	VQFN (RGF) 40	3000 LARGE T&R	-	Call TI	Call TI	-40 to 85	
TPS53315RGFT	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFT.A	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFT.B	Active	Production	VQFN (RGF) 40	250 SMALL T&R	-	Call TI	Call TI	-40 to 85	
TPS53315RGFTG4	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFTG4.A	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFTG4.B	Active	Production	VQFN (RGF) 40	250 SMALL T&R	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53315RGFR	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1
TPS53315RGFT	VQFN	RGF	40	250	180.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1
TPS53315RGFTG4	VQFN	RGF	40	250	180.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1

www.ti.com 18-Jun-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53315RGFR	VQFN	RGF	40	3000	367.0	367.0	38.0
TPS53315RGFT	VQFN	RGF	40	250	210.0	185.0	35.0
TPS53315RGFTG4	VQFN	RGF	40	250	210.0	185.0	35.0


5 x 7, 0.5 mm pitch

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月