TEXAS INSTRUMENTS

TPS543320
JAJSJZ0C – MAY 2020 – REVISED APRIL 2023

TPS543320 4V～18V 入力、3A 同期整流 SWIFT™ 降圧コンバータ、内部補償型 高度電流モード制御付き

1 特長

- 固定周波数、内部補償型の高度な電流モード (ACM) 制御
- 25mΩ および 13.9mΩ の MOSFET を内蔵
- 入力電圧範囲:4V～18V
- 出力電圧範囲:0.5V～7V
- 制御ループ性能を最適化する 3 つの選択可能な PWM ランプ・オプション
- 5 つの選択可能なスイッチング周波数:500kHz、750kHz、1MHz、1.5MHz、2.2MHz
- 外部クロックに同期可能
- 全温度範囲にわたって、0.5V、±0.5% の基準電圧精度
- ソフトスタート時間を選択可能:0.5ms、1ms、2ms、4ms
- プリバイアスされた出力への単調なスタートアップ
- 3A および 2A 動作をサポートする選択可能な電流制限
- 調整可能な低電圧誤動作防止を備えたイネーブル
- パワー・グッド出力モニタ
- 出力過電圧、出力低電圧、入力低電圧、過電流、過熱保護
- TPS543820 および TPS543620 とピン互換
- 動作時接合部温度:-40℃～150℃
- 2.5mm × 3mm の 14 ピン VQFN-HR パッケージ、0.5mm ピッチ

2 アプリケーション

- ワイヤレス・インフラと有線通信機器
- 光およびファイバ・ネットワーク
- 試験 / 測定機器
- 医療 / ヘルスケア

3 概要

TPS543320 は、高効率の 18V、3A 同期整流降圧コンバータで、内部補償された固定周波数の高度な電流モード制御を採用しています。このデバイスは、最大 2.2MHz のスイッチング周波数で動作しながら高効率を実現できます。このデバイスは小型の 2.5mm x 3mm HotRod™ VQFN パッケージで、高周波数で高効率を実現しているため、小型のソリューション・サイズを必要とする設計に最適です。固定周波数コントローラは 500kHz～2.2MHz で動作でき、SYNC ピンを使用して外部クロックに同期できます。追加機能として、高精度の基準電圧、選択可能なソフト・スタート時間、プリバイアス出力への単調なスタートアップ、選択可能な電流制限、EN ピンにより調整可能な UVLO、多岐にわたるフォルト保護があります。

パッケージ情報

部品番号	パッケージ [(1)]	本体サイズ (公称)
TPS543320	RPY (VQFN-HR、14)	2.50mm × 3.00mm

(1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

簡略回路図

12 V$_{in}$、1MHz での効率

English Data Sheet: SLUSEE1

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

5 Pin Configuration and Functions

図 5-1. 14-Pin VQFN-HR RPY Package (Top View)

表 5-1. Pin Functions

Pin		Type	Description
Name	NO.		
SYNC/FSEL	1	I	Frequency select and external clock synchronization. A resistor to ground sets the switching frequency of the device. An external clock can also be applied to this pin to synchronize the switching frequency.
MODE	2	I	A resistor to ground selects the current limit, soft-start rate, and PWM ramp amplitude.
PGOOD	3	O	Open-drain power-good indicator
FB	4	I	Feedback pin for output voltage regulation. Connect this pin to the midpoint of a resistor divider to set the output voltage.
AGND	5	—	Ground return for internal analog circuits
BP5	6	O	Internal 4.5-V regulator output. Bypass this pin with a 2.2-µF capacitor to AGND.
EN	7	I	Enable pin. Float to enable, enable or disable with an external signal, or adjust the input undervoltage lockout with a resistor divider.
VIN	8, 12	I	Input power to the power stage. Low impedance bypassing of these pins to PGND is critical. A 10-nF to 100-nF capacitor from each VIN to PGND close to IC is required.
PGND	9, 11	—	Ground return for the power stage. This pin is internally connected to the source of the low-side MOSFET.
SW	10	O	Switch node of the converter. Connect this pin to the output inductor.
SW	13	O	Return path for the internal high-side MOSFET gate driver bootstrap capacitor. Connect a capacitor from BOOT to this pin. The SW pins are connected internally.
BOOT	14	I	Supply for the internal high-side MOSFET gate driver. Connect a capacitor from this pin to SW.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1]

		MIN	MAX	UNIT
Input voltage	VIN	-0.3	20	V
Input voltage	VIN to SW, DC	-0.3	20	V
Input voltage	VIN to SW, transient 10ns	-3	25	V
Input voltage	BOOT	-0.3	25	V
Input voltage	BOOT to SW	-0.3	6	V
Input voltage	EN, PGOOD, MODE, SYNC/FSEL, FB	-0.3	6	V
Output voltage	SW, DC	-0.3	20	V
Output voltage	SW, transient 10ns	-3	22	V
Operating junction temperature, T_J	Operating junction temperature, T_J	-40	150	°C
Storage temperature, T_{stg}		−55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002[2]	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Input voltage	V_{IN}	4		18	V
Output voltage	V_{OUT}	0.5		7	V
Output current	I_{OUT}			3	A
T_J	Operating junction temperature	-40		150	°C
f_{SYNC}	External clock frequency	400		2600	kHz

6.4 Thermal Information

THERMAL METRIC[1]		TPS543320		UNIT
		RPY (QFN, JEDEC)	RPY (QFN, TI EVM)	
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.9	29.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	37.8	Not applicable [2]	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	Not applicable [2]	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.9	1.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	7.2	13.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
(2) Not applicable to an EVM layout.

6.5 Electrical Characteristics

T_J = –40°C to +150°C, V_{VIN} = 4 V - 18 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
$I_{Q(VIN)}$	VIN operating non-switching supply current	V_{EN} = 1.3 V, V_{FB} = 550 mV, V_{VIN} = 12 V, 1 MHz		1200	1600	µA
$I_{SD(VIN)}$	VIN shutdown supply current	V_{EN} = 0 V, V_{VIN} = 12 V		15	25	µA
	VIN UVLO rising threshold	VIN rising	3.9	4	4.1	V
	VIN UVLO hysteresis			150		mV
ENABLE AND UVLO						
$V_{EN(rise)}$	EN voltage rising threshold	EN rising, enable switching		1.2	1.25	V
$V_{EN(fall)}$	EN voltage falling threshold	EN falling, disable switching	1.05	1.1		V
$V_{EN(hyst)}$	EN voltage hysteresis			100		mV
	EN pin sourcing current	V_{EN} = 1.1 V	0.4	1.5		µA
	EN pin sourcing current	V_{EN} = 1.3 V		11.6		µA
INTERNAL LDO BP5						
V_{BP5}	Internal LDO BP5 output voltage	V_{VIN} = 12 V		4.5		V
	BP5 dropout voltage	$V_{VIN} - V_{BP5}$, V_{VIN} = 3.8 V			350	mV
	BP5 short-circuit current limit	V_{VIN} = 12 V		75		mA
REFERENCE VOLTAGE						
V_{FB}	Feedback Voltage	T_J = –40°C to 150°C	497.5	500	502.5	mV
$I_{FB(LKG)}$	Input leakage current into FB pin	V_{FB} = 500 mV, non-switching, V_{VIN} = 12 V, V_{EN} = 0 V		1		nA
SWITCHING FREQUENCY AND OSCILLATOR						
f_{SW}	Switching frequency	R_{FSEL} = 24.3 kΩ	450	500	550	kHz
f_{SW}	Switching frequency	R_{FSEL} = 17.4 kΩ	675	750	825	kHz
f_{SW}	Switching frequency	R_{FSEL} = 11.8 kΩ	900	1000	1100	kHz
f_{SW}	Switching frequency	R_{FSEL} = 8.06 kΩ	1350	1500	1650	kHz
f_{SW}	Switching frequency	R_{FSEL} = 4.99 kΩ	1980	2200	2420	kHz
SYNCHRONIZATION						
$V_{IH(sync)}$	High-level input voltage		1.8			V
$V_{IL(sync)}$	Low-level input voltage				0.8	V
SOFT-START						
t_{SS1}	Soft-start time	R_{MODE} = 1.78 kΩ		0.5		ms
t_{SS2}	Soft-start time	R_{MODE} = 2.21 kΩ		1		ms
t_{SS3}	Soft-start time	R_{MODE} = 2.74 kΩ		2		ms
t_{SS4}	Soft-start time	R_{MODE} = 3.32 kΩ		4		ms
POWER STAGE						
$R_{DS(on)HS}$	High-side MOSFET on-resistance	T_J = 25°C, V_{VIN} = 12 V, $V_{BOOT-SW}$ = 4.5 V		25		mΩ
$R_{DS(on)LS}$	Low-side MOSFET on-resistance	T_J = 25°C, V_{BP5} = 4.5 V		13.9		mΩ
$V_{BOOT-SW(UV\_r)}$	BOOT-SW UVLO rising threshold	$V_{BOOT-SW}$ rising		3.2		V
$V_{BOOT-SW(UV\_f)}$	BOOT-SW UVLO falling threshold	$V_{BOOT-SW}$ falling		2.8		V
$T_{ON(min)}$	Minimum ON pulse width	I_{OUT} > ½ I_{L_PK-PK}		30	37	ns
$T_{OFF(min)}$	Minimum OFF pulse width [1]			115	140	ns
CURRENT SENSE AND OVERCURRENT PROTECTION						
$I_{OC\_HS\_pk1}$	High-side peak current limit	R_{MODE} = 1.78 kΩ	4.6	4.9	5.1	A
$I_{OC\_HS\_pk2}$	High-side peak current limit	R_{MODE} = 22.1 kΩ	2.9	3.3	3.5	A
$I_{OC\_LS\_src1}$	Low-side sourcing current limit	R_{MODE} = 1.78 kΩ	3.8	4.2	4.5	A
$I_{OC\_LS\_src2}$	Low-side sourcing current limit	R_{MODE} = 22.1 kΩ	2.7	3.0	3.3	A
$I_{OC\_LS\_snk}$	Low-side sinking current limit	Current into SW pin	1.9			A
OUTPUT OVERVOLTAGE AND UNDERVOLTAGE PROTECTIONS						

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

6.5 Electrical Characteristics (continued)

T_J = –40°C to +150°C, V_{VIN} = 4 V - 18 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OVP}	Overvoltage-protection (OVP) threshold voltage	V_{FB} rising		120		% V_{REF}
V_{UVP}	Undervoltage-protection (UVP) threshold voltage	V_{FB} falling		80		% V_{REF}
POWER GOOD						
	PGOOD threshold	V_{FB} rising (Fault)	113	116	119	% V_{REF}
	PGOOD threshold	V_{FB} falling (Good)	105	108	111	% V_{REF}
	PGOOD threshold	V_{FB} rising (Good)	89	92	95	% V_{REF}
	PGOOD threshold	V_{FB} falling (Fault)	81	84	87	% V_{REF}
$I_{PGOOD(LKG)}$	Leakage current into PGOOD pin when open drain output is high	V_{PGOOD} = 4.7 V			5	µA
$V_{PG(low)}$	PGOOD low-level output voltage	I_{PGOOD} = 2 mA, V_{IN} = 12 V			0.5	V
	Min VIN for valid PGOOD output			0.9	1	V
HICCUP						
	Hiccup time before re-start			7*t_{SS}		ms
OUTPUT DISCHARGE						
R_{Dischg}	Output discharge resistance	V_{VIN} = 12 V, V_{SW} = 0.5 V, power conversion disabled.		100		Ω
THERMAL SHUTDOWN						
T_{SDN}	Thermal shutdown threshold [1]	Temperature rising		165	175	°C
T_{HYST}	Thermal shutdown hysteresis [1]			12		°C

(1)   Specified by design. Not production tested.

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

6.6 Typical Characteristics

$T_A = 25°C$

$V_{IN} = 12\ V$ $f_{sw} = 1\ MHz$ $L = 3.3\ μH$

図 6-1. Efficiency vs Output Current

$V_{IN} = 12\ V$ $f_{sw} = 1\ MHz$ $L = 3.3\ μH$

図 6-2. Power Loss vs Output Current

$V_{OUT} = 1.8\ V$ $f_{sw} = 1.5\ MHz$ $L = 1.2\ μH$

図 6-3. Efficiency vs Output Current

$V_{OUT} = 1.8\ V$ $f_{sw} = 1.5\ MHz$ $L = 1.2\ μH$

図 6-4. Power Loss vs Output Current

$V_{IN} = 9\ V$ $V_{OUT} = 3.3\ V$ $L = 3.3\ μH$

図 6-5. Efficiency vs Output Current

$V_{IN} = 9\ V$ $V_{OUT} = 3.3\ V$ $L = 3.3\ μH$

図 6-6. Power Loss vs Output Current

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

図 6-7. Regulated FB Voltage vs Junction Temperature

図 6-8. EN Pin Current vs Junction Temperature

V_{EN} = 1.1 V

V_{EN} = 1.3 V

**図 6-9. EN Pin Current vs Junction Temperature**

7 Detailed Description

7.1 Overview

The TPS543320 device is a 3-A, high-performance, synchronous buck converter with two integrated N-channel MOSFETs. The TPS543320 has a maximum operating junction temperature of 150°C, making it suitable for high-ambient temperature applications such as wireless infrastructure. The input voltage range is 4 V to 18 V and the output voltage range is 0.5 V to 7 V. The device features a fixed-frequency advanced current mode control with a switching frequency of 500 kHz to 2.2 MHz, allowing for efficiency and size optimization when selecting output filter components. The switching frequency of the device can be synchronized to an external clock applied to the SYNC pin.

Advanced current mode (ACM) is an emulated peak current control topology. ACM supports stable static and transient operation without complex external compensation design. This control architecture includes an internal ramp generation network that emulates inductor current information, enabling the use of low-ESR output capacitors such as multi-layered ceramic capacitors (MLCC). The internal ramp also creates a high signal-to-noise ratio for good noise immunity. The TPS543320 has three ramp options (see セクション 7.3.6 for details) to optimize the internal loop for various inductor and output capacitor combinations with only a single resistor to AGND. The TPS543320 is easy to use and allows low external component count with fast load transient response. Fixed-frequency operation also provides ease-of-filter design to overcome EMI noise.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 VIN Pins and VIN UVLO

The VIN pin voltage supplies the internal control circuits of the device and provides the input voltage to the power stage. The input voltage for VIN can range from 4 V to 18 V. The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO

threshold. The internal VIN UVLO threshold has a hysteresis of 150 mV. A voltage divider connected to the EN pin can adjust the input voltage UVLO as appropriate. See セクション 7.3.2 for more details.

7.3.2 Enable and Adjustable UVLO

The EN pin provides on and off control of the device. After the EN pin voltage exceeds its threshold voltage, the device begins its start-up sequence. If the EN pin voltage is pulled below the threshold voltage, the converter stops switching and enters a low operating current state. The EN pin has an internal pullup current source, I_P, allowing it to be floated to enable the device by default. Ensure that leakage currents of anything connected to the EN pin do not exceed the minimum EN pullup current or the device can not be able to start. If an application requires controlling the EN pin, an open-drain or open-collector output logic can be interfaced with the pin.

When the EN pin voltage exceeds its threshold voltage and the VIN pin voltage exceeds its VIN UVLO threshold, the device begins its start-up sequence. First, the BP5 LDO is enabled and charges the external BP5 capacitor. After the voltage on the BP5 pin exceeds its UVLO threshold, the device enters a power-on delay. During the power-on delay, the values of the pinstrap resistors on the MODE pin (see セクション 7.3.8) and SYNC/FSEL pin (see セクション 7.3.4) are determined and the control loop is initialized. The power-on delay is typically 600 µs. After the power-on delay, soft start begins.


図 7-1. Start-Up Sequence

An external resistor divider can be added from VIN to the EN pin for adjustable UVLO and hysteresis as shown in 図 7-2. The EN pin has a small pullup current, I_P, which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by I_h after the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using 式 1 and 式 2. When using the adjustable UVLO function, TI recommends 500 mV or greater hysteresis. For applications with very slow input voltage slew rate, a capacitor can be placed from the EN pin to ground to filter any glitches on the input voltage.

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

図 7-2. Adjustable UVLO Using EN

$$R_{ENT} = \frac{V_{START} \times \left(\dfrac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \times \left(1 - \dfrac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h}$$

(1)

$$R_{ENB} = \frac{R_{ENT} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{ENT} \times \left(I_p + I_h \right)}$$

(2)

7.3.3 Adjusting the Output Voltage

The output voltage is programmed with a resistor divider from the output (V_{OUT}) to the FB pin shown in 図 7-3. TI recommends using 1% tolerance or better divider resistors. Starting with a fixed value for the bottom resistor, typically 10 kΩ, use 式 3 to calculate the top resistor in the divider.


図 7-3. FB Resistor Divider

$$R_{FBT} = R_{FBB} \times \left(\frac{V_{OUT}}{V_{REF}} - 1 \right)$$

(3)

7.3.4 Switching Frequency Selection

The switching frequency of the device can be selected by connecting a resistor (R_{FSEL}) between the SYNC/FSEL pin and AGND. The frequency options and their corresponding programming resistors are listed in 表 7-1. Use a 1% tolerance resistor or better.

表 7-1. Switching Frequency Selection

R_{FSEL} Allowed Nominal Range (1%) (kΩ)	Recommended E96 Standard Value (1%) (kΩ)	Recommended E12 Standard Value (1%) (kΩ)	f_{SW} (kHz)
≥ 24.0	24.3	27	500

Product Folder Links: *TPS543320*

English Data Sheet: *SLUSEE1*

表 7-1. Switching Frequency Selection (continued)

R$_{FSEL}$ Allowed Nominal Range (1%) (kΩ)	Recommended E96 Standard Value (1%) (kΩ)	Recommended E12 Standard Value (1%) (kΩ)	f$_{SW}$ (kHz)
17.4 – 18.0	17.4	18	750
11.8 – 12.1	11.8	12	1000
8.06 – 8.25	8.06	8.2	1500
≤ 5.11	4.99	4.7	2200

7.3.5 Switching Frequency Synchronization to an External Clock

The device can be synchronized to an external clock by applying a square wave clock signal to the SYNC/FSEL pin with a duty cycle from 20% to 80%. The clock can either be applied before the device starts up or during operation. If the clock is to be applied before the device starts, a resistor between SYNC/FSEL and AGND is not needed. If the clock is to be applied after the device starts, then the clock frequency must be within ±20% of the frequency set by the SYNC/FSEL resistor. When the clock is applied after the device starts, the device begins synchronizing to this clock after counting four consecutive switching cycles with a clock pulse present, which is shown in 図 7-4.

7.3.5.1 Internal PWM Oscillator Frequency

When the external clock is present, the device synchronizes the switching frequency to the clock. Any time the external clock is not present, the device defaults to the internal PWM oscillator frequency.

If the device starts up before an external clock signal is applied, then the internal PWM oscillator frequency is set by the R$_{FSEL}$ resistor according to 表 7-1. The device switches at this frequency until the external clock is applied or anytime the external clock is not present.

If the external clock is applied before the device starts up, then the R$_{FSEL}$ resistor is not needed. The device determines the internal clock frequency by decoding the external clock frequency. 表 7-2 shows the decoding of the internal PWM oscillator frequency based on the external clock frequency.

表 7-2. Internal Oscillator Frequency Decode

External Sync Clock Frequency (kHz)	Decoded Internal PWM Oscillator Frequency (kHz)
400 – 600	500
600 – 857	750
857 – 1200	1000
1200 – 1810	1500
1810 – 2640	2200

The thresholds for the external SYNC clock frequency ranges have approximately a ±5% tolerance. If the external clock frequency is to be within that tolerance range, it is possible for the internal PWM oscillator frequency to be decoded as either the frequency above or below that threshold. Because the internal frequency is what is used in case of the loss of the synchronization clock, TI recommends that the output LC filter and ramp selection are chosen to be stable for either frequency. 表 7-3 shows the tolerance range of the decode thresholds. If the external clock is to be within any of these ranges, ensure converter stability for both possible internal PWM oscillator frequencies.

表 7-3. Frequency Decode Thresholds

Minimum (kHz)	Typical (kHz)	Maximum (kHz)
570	600	630
814	857	900
1140	1200	1260
1736	1810	1884

7.3.5.2 Loss of Synchronization

If at any time during operation, there is a loss of synchronization, the device defaults to the internal PWM oscillator frequency until the synchronization clock returns. After the clock is no longer present, the device switches at 70% of the internal clock frequency for four consecutive cycles. After four consecutive cycles without clock pulses, the device operates at the normal internal PWM oscillator frequency, which is demonstrated in 図 7-4.

SW (5 V/div)

VOUT AC (10 mV/div)

SYNC (5 V/div)

Time (4 µs/div)

図 7-4. Clock Synchronization Transitions

7.3.5.3 Interfacing the SYNC/FSEL Pin

If an application requires synchronizing to a SYNC clock but the clock is unavailable before the device is enabled, TI recommends a high impedance buffer to ensure proper detection of the R_{FSEL} value. 図 7-5 shows the recommended implementation. The leakage current into the buffer output must be less than 5 µA to ensure proper detection of the R_{FSEL} value. Power the buffer from the BP5 output of the device to ensure its VCC voltage is available and the buffers output is high impedance before the device tries to detect the R_{FSEL} value. When powering the buffer from the BP5 pin, the external load on the BP5 pin must be less than 2 mA.


BP5

OE

VCC

SYNC/FSEL

R_{FSEL}

図 7-5. Interfacing the SYNC/FSEL Pin with a Buffer

7.3.6 Ramp Amplitude Selection

The TPS543320 uses V_{IN}, duty cycle, and low-side FET current information to generate an internal ramp. The ramp amplitude is determined by an internal ramp generation capacitor, C_{RAMP}. Three different values for C_{RAMP}

can be selected with a resistor to AGND on the MODE pin (see セクション 7.3.8). The capacitor options are 1 pF, 2 pF, and 4 pF. A larger ramp capacitor results in a smaller ramp amplitude, which results in a higher control loop bandwidth. 図 7-6 and 図 7-7 show how the loop changes with each ramp setting for the schematic in セクション 8.2.1.


図 7-6. Loop Gain vs Ramp Settings

図 7-7. Loop Phase vs Ramp Settings

7.3.7 Soft Start and Prebiased Output Start-Up

During start-up, the device softly ramps the reference voltage to reduce inrush currents. There are four options for the soft-start time, which is the time it takes for the reference to ramp to 0.5 V: 0.5 ms, 1 ms, 2 ms, and 4 ms. The soft-start time is selected with a resistor to AGND on the MODE pin (see セクション 7.3.8).

The device prevents current from being discharged from the output during start-up when a prebiased output condition exists. The device does this by operating in discontinuous conduction mode (DCM) during the first 16 cycles to prevent the device from sinking current, which ensures the output voltage is smooth and monotonic during soft start.

7.3.8 Mode Pin

The ramp amplitude, soft-start time, and current limit settings are programmed with a single resistor, R_{MODE}, between MODE and AGND. 表 7-4 lists the resistor values for the available options. Use a 1% tolerance resistor or better. See セクション 7.3.10 for the corresponding current limit thresholds for the "High" and "Low" settings.

表 7-4. MODE Pin Selection

R_{MODE} (kΩ)	Current Limits	C_{RAMP} (pF)	Soft-Start Time (ms)
1.78	High	1	0.5
2.21	High	1	1
2.74	High	1	2
3.32	High	1	4
4.02	High	2	0.5
4.87	High	2	1
5.9	High	2	2
7.32	High	2	4
9.09	High	4	0.5
11.3	High	4	1
14.3	High	4	2
18.2	High	4	4
22.1	Low	1	0.5
26.7	Low	1	1

Product Folder Links: TPS543320

English Data Sheet: SLUSEE1

表 7-4. MODE Pin Selection (continued)

R$_{MODE}$ (kΩ)	Current Limits	C$_{RAMP}$ (pF)	Soft-Start Time (ms)
33.2	Low	1	2
40.2	Low	1	4
49.9	Low	2	0.5
60.4	Low	2	1
76.8	Low	2	2
102	Low	2	4
137	Low	4	0.5
174	Low	4	1
243	Low	4	2
412	Low	4	4

7.3.9 Power Good (PGOOD)

The PGOOD pin is an open-drain output requiring an external pullup resistor to output a high signal. After the FB pin is between 92% and 108% of the internal voltage reference, soft start is complete, and after a 256-µs deglitch time, the PGOOD pin is de-asserted and the pin floats. TI recommends a pullup resistor between the values of 10 kΩ and 100 kΩ to a voltage source that is 5.5 V or less. PGOOD is in a defined state after the VIN input voltage is greater than 1 V but with reduced current sinking capability. When the FB is lower than 84% or greater than 116% of the nominal internal reference voltage, after a 8-µs deglitch time, the PGOOD pin is pulled low. PGOOD is immediately pulled low if VIN falls below its UVLO, the EN pin is pulled low or the device enters thermal shutdown.

7.3.10 Current Protection

The TPS543320 protects against overcurrent events by cycle-by-cycle current limiting both the high-side MOSFET and low-side MOSFET. In an extended overcurrent condition, the device enters hiccup. Different protections are active during positive inductor current and negative inductor current conditions.

7.3.10.1 Positive Inductor Current Protection

The current is sensed in the high-side MOSFET while it is conducting after a short blanking time to allow noise to settle. Whenever the high-side overcurrent threshold is exceeded, the high-side MOSFET is immediately turned off and the low-side MOSFET is turned on. The high-side MOSFET does not turn back on until the current falls below the low-side MOSFET overcurrent threshold, which effectively limits the peak current in the case of a short circuit condition. If a high-side overcurrent is detected for 15 consecutive cycles, the device enters hiccup.

The current is also sensed in the low-side MOSFET while it is conducting after a short blanking time to allow noise to settle. If the low-side overcurrent threshold is exceeded when the next incoming PWM signal is received from the controller, the device skips processing that PWM pulse. The device does not turn the high-side MOSFET on again until the low-side overcurrent threshold is no longer exceeded. If the low-side overcurrent threshold remains exceeded for 15 consecutive cycles, the device enters hiccup. There are two separate counters for the high-side and low-side overcurrent events. If the off time is too short, the low-side overcurrent can not trip. The low-side overcurrent does, however, begin tripping after the high-side peak overcurrent limit is hit because hitting the peak current limit shortens the on time and lengthens the off time.

Both the high-side and low-side positive overcurrent thresholds are programmable using the MODE pin. Two sets of thresholds are available ("High" and "Low"), which are summarized in 表 7-5. The values for these thresholds are obtained using open-loop measurements with a DC current to accurately specify the values. In real applications, the inductor current ramps and the ramp rate is a function of the voltage across the inductor (V$_{IN}$ − V$_{OUT}$) as well as the inductance value. This ramp rate, combined with delays in the current sense circuitry, can result in slightly different values than specified. The current at which the high-side overcurrent limit takes effect can be slightly higher than specified, and the current at which the low-side overcurrent limit takes effect can be slightly lower than specified.

表 7-5. **Overcurrent Thresholds**

Mode Pin Current Limit Setting	High-Side Overcurrent Typical Value (A)	Low-Side Overcurrent Typical Value (A)
High	4.9	4.2
Low	3.3	3.0

7.3.10.2 Negative Inductor Current Protection

Negative current is sensed in the low-side MOSFET while it is conducting after a short blanking time to allow noise to settle. Whenever the low-side negative overcurrent threshold is exceeded, the low-side MOSFET is immediately turned off. The next high-side MOSFET turn-on is determined by the clock and PWM comparator. The negative overcurrent threshold minimum value is 1.9 A. Similar to the positive inductor current protections, the actual value of the inductor current when the current sense comparators trip is a function of the current ramp rate. As a result, the current at which the negative inductor current limit takes effect can be slightly more negative than specified.

7.3.11 Output Overvoltage and Undervoltage Protection

The device incorporates both output overvoltage and undervoltage protection. If an overvoltage is detected, the device tries to discharge the output voltage to a safe level before attempting to restart. When the overvoltage threshold is exceeded, the low-side MOSFET is turned on until the low-side negative overcurrent threshold is reached. At this point, the high-side MOSFET is turned on until the inductor current reaches zero. Then, the low-side MOSFET is turned back on until the low-side negative overcurrent threshold is reached. This process repeats until the output voltage falls back into the PGOOD window. After this happens, the device restarts and goes through a soft-start cycle. The device does not wait the hiccup time before restarting.

When an undervoltage condition is detected, the device enters hiccup where it waits seven soft-start cycles before restarting. Undervoltage protection is enabled after soft start is complete.

7.3.12 Overtemperature Protection

When the die temperature exceeds 165°C, the device turns off. After the die temperatures falls below the hysteresis level, typically 12°C, the device restarts. While waiting for the temperature to fall below the hysteresis level, the device does not switch or attempt to hiccup to restart. After the temperature falls below this level, the device restarts without going through hiccup.

7.3.13 Output Voltage Discharge

When the device is enabled, but the high-side FET and low-side FET are disabled due to a fault condition, the output voltage discharge mode is enabled. This mode turns on the discharge FET from SW to PGND to discharge the output voltage. The discharge FET is turned off when the converter is ready to resume switching, either after the fault clears or after the wait time before hiccup is over.

The output voltage discharge mode is activated by any of below fault events:

- High-side or low-side positive overcurrent
- Thermal shutdown
- Output voltage undervoltage
- VIN UVLO

7.4 Device Functional Modes

7.4.1 Forced Continuous-Conduction Mode

The TPS543320 operates in forced continuous-conduction mode (FCCM) throughout normal operation.

7.4.2 Discontinuous Conduction Mode During Soft Start

During soft start, the converter operates in discontinuous conduction mode (DCM) during the first 16 PWM cycles. During this time, a zero-cross detect comparator is used to turn off the low-side MOSFET when the current reaches zero amps, which prevents the discharge of any prebiased conditions on the output. After 16 cycles of DCM, the converter enters FCCM mode.

8 Application and Implementation

8.1 Application Information

The TPS543320 is a synchronous buck converter designed for 4-V to 18-V input and 3-A load. This procedure illustrates the design of a high-frequency switching regulator using ceramic output capacitors.

8.2 Typical Applications

8.2.1 3.3-V Output, 1.0-MHz Application

図 8-1. 12-V Input, 3.3-V Output, 1.0-MHz Schematic

8.2.1.1 Design Requirements

For this design example, use the parameters shown in 表 8-1.

表 8-1. Design Parameters

Parameter	Example Value
Input voltage range (V_{IN})	4 to 18 V, 12 V nominal
Output voltage (V_{OUT})	3.3 V
Output current rating (I_{OUT})	3 A
Switching frequency (f_{SW})	1000 kHz
Steady state output ripple voltage	20 mV
Output current load step	1.5 A
Transient response	± 200 mV (± 6%)

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Switching Frequency

The first step is to decide on a switching frequency. The TPS543320 can operate at five different frequencies from 500 kHz to 2.2 MHz. The f_{SW} is set by the resistor value from the FSEL pin to ground. Typically the highest switching frequency possible is desired because it produces the smallest solution size. A high switching frequency allows for smaller inductors and output capacitors compared to a power supply that switches at a lower frequency. The main trade-off made with selecting a higher switching frequency is extra switching power loss, which hurts the efficiency of the regulator.

The maximum switching frequency for a given application can be limited by the minimum on time of the regulator. The maximum f_{SW} can be estimated with 式 4. Using the maximum minimum on time of 40 ns and the 18-V maximum input voltage for this application, the maximum switching frequency is 2500 kHz. The selected switching frequency must also consider the tolerance of the switching frequency. A switching frequency of 1000 kHz is selected for a good balance of solution size and efficiency. To set the frequency to 1000 kHz, the selected FSEL resistor is 11.8 kΩ per 表 7-1.

$$f_{SW}\left(max\right) = \frac{1}{ton\,min} \times \frac{V_{OUT}}{V_{IN}\left(max\right)}$$

(4)

図 8-2 shows the maximum recommended input voltage versus output voltage for each FSEL frequency. This graph uses a minimum on time of 45 ns and includes the 10% tolerance of the switching frequency. A minimum on time of 45 ns is used in this graph to provide margin to the minimum controllable on time to ensure pulses are not skipped at no load. At light loads, the dead time between the low-side MOSFET turning off and high-side MOSFET turning on contributes to the minimum SW node pulse width.


図 8-2. Maximum Input Voltage vs Output Voltage

In high output voltage applications, the minimum off time must also be considered when selecting the switching frequency. When hitting the minimum off-time limits, the operating duty cycle maxes out and the output voltage begins to drop with the input voltage. 式 5 calculates the maximum switching frequency to avoid this limit. This equation requires the DC resistance of the inductor, R_{DCR}, selected in the following step. A preliminary estimate of 10 mΩ can be used but this must be recalculated based on the specifications of the inductor selected. If operating near the maximum f_{SW} limited by the minimum off time, the increase in resistance at higher temperature must be considered.

$$f_{SW}\left(max\right) = \frac{V_{IN}\left(min\right) - V_{OUT} - I_{OUT}\left(max\right) \times \left(R_{DCR} + R_{DS\left(ON\right)\_HS}\right)}{t_{OFF\_MIN}\left(max\right) \times \left(V_{IN}\left(min\right) - I_{OUT}\left(max\right) \times \left(R_{DS\left(ON\right)\_HS} - R_{DS\left(ON\right)\_LS}\right)\right)}$$

(5)

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

8.2.1.2.2 Output Inductor Selection

To calculate the value of the output inductor, use 式 6. K_{IND} is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Choosing small inductor ripple currents can degrade the transient response performance. The inductor ripple, K_{IND}, is normally from 0.1 to 0.4 for the majority of applications giving a peak-to-peak ripple current range of 0.3 A to 1.2 A. The recommended minimum target I_{RIPPLE} is 0.2 A or larger.

For this design example, K_{IND} = 0.3 is used and the inductor value is calculated to be 3.0 μH. An inductor with an inductance of 3.3 μH is selected. The RMS (Root Mean Square) current and saturation current ratings of the inductor must not be exceeded. The RMS and peak inductor current can be found from 式 8 and 式 9. For this design, the RMS inductor current is 3 A, and the peak inductor current is 3.4 A. The chosen inductor is a XEL5050-332MEB. The inductor has a saturation current rating of 8.4 A, an RMS current rating of 10.6 A, and a typical DC series resistance of 13.3 mΩ.

The peak current through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated in 式 9. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify the current ratings of the inductor based on the switch current limit rather than the steady-state peak inductor current.

$$L1 = \frac{Vinmax - Vout}{Io \times Kind} \times \frac{Vout}{Vinmax \times fsw} \tag{6}$$

$$Iripple = \frac{Vinmax - Vout}{L1} \times \frac{Vout}{Vinmax \times fsw} \tag{7}$$

$$ILrms = \sqrt{Io^2 + \frac{1}{12} \times \left(\frac{Vo \times (Vinmax - Vo)}{Vinmax \times L1 \times fsw} \right)^2} \tag{8}$$

$$ILpeak = Iout + \frac{Iripple}{2} \tag{9}$$

表 8-2 shows recommended E6 standard inductor values for other common output voltages with a 1-MHz f_{SW}. Using an inductance outside this recommended range typically works but the performance can be affected and must be evaluated. The recommended value is calculated for a nominal input voltage of 12 V. The minimum values are calculated with the maximum input voltage of 18 V. The maximum values are calculated with an input voltage of 5 V for all but the 5-V output. For the 5-V output, an 8-V input is used.

表 8-2. Recommended Inductor Values

OUTPUT VOLTAGE (V)	SWITCHING FREQUENCY (kHz)	MINIMUM INDUCTANCE (μH)	RECOMMENDED INDUCTANCE FOR 3 A (μH)	RECOMMENDED INDUCTANCE FOR 2 A (μH)	MAXIMUM INDUCTANCE (μH)
1		0.68	1	1.5	3.3
1.8		1.5	2.2	3.3	4.7
3.3	1000	2.2	2.2	4.7	4.7
5		3.3	3.3	4.7	6.8

8.2.1.2.3 Output Capacitor

There are two primary considerations for selecting the value of the output capacitor: the output voltage ripple and how the device responds to a large change in load current. The output capacitance must be selected based on the more stringent of these criteria.

The desired response to a large change in the load current is the first criteria and is typically the most stringent. A converter does not respond immediately to a large, fast increase or decrease in load current. The output capacitor supplies or absorbs charge until the device responds to the load step. The control loop must sense the change in the output voltage then adjust the peak switch current in response to the change in load. The minimum output capacitance is selected based on an estimate of the loop bandwidth. Typically the loop bandwidth is near f_{SW} / 10. 式 10 estimates the minimum output capacitance necessary, where ΔI_{OUT} is the change in output current and ΔV_{OUT} is the allowable change in the output voltage.

For this example, the transient load response is specified as a 6% change in V_{OUT} for a load step of 1.5 A. Therefore, ΔI_{OUT} is 1.5 A and ΔV_{OUT} is 198 mV. Using this target gives a minimum capacitance of 12 µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the effect of the ESR can be small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be considered for load step response.

$$C_{OUT} > \frac{\Delta I_{OUT}}{\Delta V_{OUT}} \times \frac{1}{2\pi \times \frac{f_{SW}}{10}}$$

(10)

In addition to the loop bandwidth, it is possible for the inductor current slew rate to limit how quickly the regulator responds to the load step. For low duty cycle applications, the time it takes for the inductor current to ramp down after a load step down can be the limiting factor. 式 11 estimates the minimum output capacitance necessary to limit the change in the output voltage after a load step down. Using the 3.3-µH inductance selected gives a minimum capacitance of 6 µF.

$$C_{OUT} > \frac{L_{OUT} \times \Delta I_{OUT}^2}{2 \times \Delta V_{OUT} \times V_{OUT}}$$

(11)

式 12 calculates the minimum output capacitance needed to meet the output voltage ripple specification. In this case, the target maximum steady state output voltage ripple is 20 mV. Under this requirement, 式 12 yields 5 µF.

$$Co > \frac{1}{8 \times f sw} \times \frac{1}{\frac{Voripple}{Iripple}}$$

(12)

where

- ΔI_{OUT} is the change in output current.
- ΔV_{OUT} is the allowable change in the output voltage.
- $f$sw is the regulators switching frequency.
- Voripple is the maximum allowable steady state output voltage ripple.
- Iripple is the inductor ripple current.

Lastly, if an application does not have a strict load transient response or output ripple requirement, a minimum amount of capacitance is still required to ensure the control loop is stable with the lowest gain ramp setting on the MODE pin. 式 13 estimates the minimum capacitance needed for loop stability. This equation sets the minimum amount of capacitance by keeping the LC frequency relative to the switching frequency at a minimum value. See 図 8-3 for the limit versus output voltage with the lowest gain ramp setting of 1 pF. With a 3.3-V output, the minimum ratio is 25 and with this ratio, 式 13 gives a minimum capacitance of 5 µF.

$$C_{OUT} > \left(\frac{Ratio}{2\pi \times f_{SW}} \right)^2 \times \frac{1}{L_{OUT}}$$

(13)

式 14 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification and this shows the ESR must be less than 24 mΩ. In this case, ceramic capacitors are used and the combined ESR of the ceramic capacitors in parallel is much less than is needed to meet the ripple. Capacitors also have limits to the amount of ripple current they can handle without producing excess heat and failing. An output capacitor that can support the inductor ripple current must be specified. The capacitor data sheet specifies the RMS value of the maximum ripple current. 式 15 can be used to calculate the RMS ripple current the output capacitor must support. For this application, 式 15 yields 236 mA and ceramic capacitors typically have a ripple current rating much higher than this.

$$Resr < \frac{Voripple}{Iripple}$$

(14)

$$Icorms = \frac{Vout \times (Vinmax - Vout)}{\sqrt{12} \times Vinmax \times L1 \times fsw}$$

(15)

Select X5R and X7R ceramic dielectrics or equivalent for power regulator capacitors because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias and AC voltage derating taken into account. The derated capacitance value of a ceramic capacitor due to DC voltage bias and AC RMS voltage is usually found on the capacitor manufacturer's website. For this application example, two 47-μF, 10.0-V, X5R, 0805 ceramic capacitors each with 2 mΩ of ESR are used. The capacitors are used because they have a higher resonance frequency and can help reduce the output ripple caused by parasitic inductance. With the two parallel capacitors, the estimated effective output capacitance after derating using the capacitor manufacturer's website is 98 μF.

8.2.1.2.4 Input Capacitor

Input decoupling ceramic capacitors type X5R, X7R, or similar from VIN to PGND that are placed as close as possible to the IC are required. A total of at least 10 μF of capacitance is required and some applications can require a bulk capacitance. At least 1 μF of bypass capacitance is recommended as close as possible to each VIN pin to minimize the input voltage ripple. A 0.1-μF to 1-μF capacitor must be placed as close as possible to both VIN pins 8 and 12 on the same side of the board of the device to provide high frequency bypass to reduce the high frequency overshoot and undershoot on VIN and SW pins. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum RMS input current. The RMS input current can be calculated using 式 16.

For this example design, a ceramic capacitor with at least a 16-V voltage rating is required to support the maximum input voltage. Two 10-μF, 0805, X7S, 25-V and two 0.1-μF, 0402, X7R 50-V capacitors in parallel have been selected to be placed on both sides of the IC near both VIN pins to PGND pins. Based on the capacitor manufacturer's website, the total ceramic input capacitance derates to 5.4 μF at the nominal input voltage of 12 V. A 100-μF bulk capacitance is also used to bypass long leads when connected a lab bench top power supply.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using 式 17. The maximum input ripple occurs when operating nearest to 50% duty cycle. Using the nominal design example values of $I_{OUT(max)}$ = 3 A, C_{IN} = 5.4 μF, and f_{SW} = 1000 kHz, the input voltage ripple with the 12 V nominal input is 111 mV and the RMS input ripple current with the 4.5 V minimum input is 1.3 A.

$$Icirms = Iout \times \sqrt{\frac{Vout}{Vinmin} \times \frac{(Vinmin - Vout)}{Vinmin}}$$

(16)

$$\Delta Vin = \frac{Iout \, max \times \left(1 - \dfrac{Vout}{Vin}\right) \times \dfrac{Vout}{Vin}}{Cin \times f_{SW}}$$

(17)

8.2.1.2.5 Adjustable Undervoltage Lockout

The undervoltage lockout (UVLO) is adjusted using the external voltage divider network of R_{ENT} and R_{ENB}. The UVLO has two thresholds: one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. For the example design, the supply is set to turn on and start switching after the input voltage increases above 4.5 V (UVLO start or enable). After the device starts switching, it continues to do so until the input voltage falls below 3.95 V (UVLO stop or disable). In this example, these start and stop voltages set by the EN resistor divider were selected to have more hysteresis than the internally fixed VIN UVLO.

式 1 and 式 2 can be used to calculate the values for the upper and lower resistor values. For these equations to work, V_{START} must be 1.1 × V_{STOP} due to the voltage hysteresis of the EN pin. For the voltages specified, the standard resistor value used for R_{ENT} is 16.9 kΩ and for R_{ENB} is 6.04 kΩ.

8.2.1.2.6 Output Voltage Resistors Selection

The output voltage is set with a resistor divider created by R_{FBT} and R_{FBB} from the output node to the FB pin. TI recommends using 1% tolerance or better resistors. For this example design, 4.99 kΩ was selected for R_{FBB}. Using 式 18, R_{FBT} is calculated as 28.0 kΩ, which is a standard 1% resistor.

$$R_{FBT} = R_{FBB} \times \left(\frac{V_{OUT}}{V_{REF}} - 1\right)$$

(18)

If the PCB layout does not use the recommended AGND to PGND connection in セクション 8.4.1, noise on the feedback pin can degrade the output voltage regulation at max load. Use a smaller R_{FBB} of 1.00 kΩ minimizes the impact of this noise.

8.2.1.2.7 Bootstrap Capacitor Selection

A 0.1-μF ceramic capacitor must be connected between the BOOT and SW pins for proper operation. The capacitor must be rated for at least 10 V to minimize DC bias derating.

A resistor can be added in series with the BOOT capacitor to slow down the turn-on of the high-side MOSFET and rising edge overshoot on the SW pin, which comes with the trade off of more power loss and lower efficiency. As a best practice, include a 0-Ω placeholder in all prototype designs in case parasitic inductance in the PCB layout results in more voltage overshoot at the SW pin than is normal, which helps keep the voltage within the ratings of the device and reduces the high frequency noise on the SW node. The recommended BOOT resistor value to decrease the SW pin overshoot is 2.2 Ω.

8.2.1.2.8 BP5 Capacitor Selection

A 2.2-μF ceramic capacitor must be connected between the BP5 pin and AGND for proper operation. The capacitor must be rated for at least 10 V to minimize DC bias derating.

8.2.1.2.9 PGOOD Pullup Resistor

A 10-kΩ resistor is used to pull up the power-good signal when FB conditions are met. The pullup voltage source must be less than the 6-V absolute maximum of the PGOOD pin.

8.2.1.2.10 Current Limit Selection

The MODE pin is used to select between two current limit settings. Select the current limit setting whose minimum is greater than at least 1.1 times the maximum steady state peak current, which is to provide margin for component tolerance and load transients. For this design, the minimum current limit must be greater than 4.14 A so the high current limit setting is selected.

8.2.1.2.11 Soft-Start Time Selection

The MODE pin is used to select between four different soft-start times, which is useful if a load has specific timing requirements for the output voltage of the regulator. A longer soft-start time is also useful if the output capacitance is very large and requires large amounts of current to quickly charge the output capacitors to the output voltage level. The large currents required to charge the capacitor can reach the current limit or cause the input voltage rail to sag due excessive current draw from the input power supply. Limiting the output voltage slew rate solves both of these problems. The example design has the soft-start time set to 1.0 ms. With this soft-start time, the current required to charge the output capacitors to the nominal output voltage is only 0.14 A.

8.2.1.2.12 Ramp Selection and Control Loop Stability

The MODE pin is used to select between three different ramp settings. The most optimal ramp setting depends on the following:

- V_{OUT}
- f_{SW}
- L_{OUT}
- C_{OUT}

To get started, calculate LC double pole frequency using 式 19. The ratio between f_{SW} and f_{LC} must then be calculated. Based on this ratio and the output voltage, the recommended ramp setting must be selected using 図 8-3. With a 3.3-V output, it is not recommended to use the 1-pF ramp. TI recommends the 2-pF ramp for ratios between approximately 25 and 55, and TI recommends the 4-pF ramp for ratios greater than approximately 55. In general, it is best to use the largest ramp capacitor the design supports. Increasing the ramp capacitor improves transient response, but can reduce stability margin or increase on-time jitter.

For this design, f_{LC} is 9.04 kHz and the ratio is 110 which greater than 55. Therefore, the 4-pF ramp was chosen for best transient response. The recommended ramp settings given by 図 8-3 include margin to account for potential component tolerances and variations across operating conditions, so it is possible to use a higher ramp setting as shown in this example.

$$f_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

(19)

図 8-3. Recommended Ramp Settings

Use a feedforward capacitor (C_{FF}) in parallel with the upper feedback resistor (R_{FBT}) to add a zero into the control loop to provide phase boost. Include a placeholder for this capacitor as the zero it provides can be required to meet phase margin requirements. This capacitor also adds a pole at a higher frequency than the zero. The pole and zero frequency are not independent, so as a result, after the zero location is chosen, the pole is fixed as well. The zero is placed at 1/4 the f_{SW} by calculating the value of C_{FF} with 式 20. The calculated value is 23 pF — round this down to the closest standard value of 22 pF.

Product Folder Links: TPS543320

English Data Sheet: SLUSEE1

Using bench measurements of the AC response, the feedforward capacitor for this example design is increased to 180 pF to improve the transient response.

$$C_{FF} = \dfrac{1}{\pi \times R_{FBT} \times \dfrac{f_{SW}}{2}}$$

(20)

It is possible to use larger feedforward capacitors to further improve the transient response but take care to ensure there is a minimum of -9-dB gain margin in all operating conditions. The feedforward capacitor injects noise on the output into the FB pin. This added noise can result in increased on-time jitter at the switching node. Too little gain margin can cause a repeated wide and narrow pulse behavior. Adding a 100-Ω resistor in series with the feedforward capacitor can help reduce the impact of noise on the FB pin in case of non-ideal PCB layout. The value of this resistor must be kept small as larger values bring the feedforward pole and zero closer together degrading the phase boost the feedforward capacitor provides.

When using higher ESR output capacitors, such as polymer or tantalum, their ESR zero (f_{ESR}) must be accounted for. The ESR zero can be calculated using 式 21. If the ESR zero frequency is less than the estimated bandwidth of 1/10th the f_{SW}, it can affect the gain margin and phase margin. A series R-C from the FB pin to ground can be used to add a pole into the control loop if necessary. All ceramic capacitors are used in this design so the effect of the ESR zero is ignored.

$$f_{ESR} = \dfrac{1}{2 \times \pi \times C_{OUT} \times R_{ESR}}$$

(21)

8.2.1.2.13 MODE Pin

The MODE resistor is set to 4.87 kΩ to select the high current limit setting, 1.0-ms soft-start and the 2 pF ramp. See 表 7-4 for the full list of the MODE pin settings.

8.2.1.3 Application Curves

図 8-4. Efficiency

図 8-5. Load Regulation

図 8-6. Line Regulation

V_{IN} = 12 V R_{OUT} = 1.32 Ω

図 8-7. Bode Plot

V_{IN} = 12 V $I_{OUT(DC)}$ = 0.75 A I_{STEP} = 1.5 A at 1A/µs

図 8-8. Load Transient

V_{IN} = 12 V I_{OUT} = 0 A

図 8-9. EN Start-up – Measuring BP5

Product Folder Links: *TPS543320*

English Data Sheet: *SLUSEE1*

V_{IN} = 12 V $\qquad$ I_{OUT} = 0 A

図 8-10. EN Startup – Measuring SW

V_{IN} = 12 V $\qquad$ I_{OUT} = 0 A

図 8-11. EN Shutdown

I_{OUT} = 1.5 A

図 8-12. VIN Start-up

I_{OUT} = 1.5 A

図 8-13. VIN Shutdown

V_{IN} = 12 V $\qquad$ I_{OUT} = 0 A

図 8-14. Output Ripple – No Load

V_{IN} = 12 V $\qquad$ I_{OUT} = 3 A

図 8-15. Output Ripple – 3-A Load

V_{IN} = 12 V I_{OUT} = 0 A

図 8-16. Input Ripple – No Load

V_{IN} = 12 V I_{OUT} = 3 A

図 8-17. Input Ripple – 3-A Load

V_{IN} = 12 V

図 8-18. Overcurrent Protection – Overload

V_{IN} = 12 V

図 8-19. Overcurrent Protection – Short

V_{IN} = 12 V

図 8-20. Overcurrent Protection – Hiccup and Recover

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

8.2.2 1.8-V Output, 1.5-MHz Application

図 8-21. 12-V Input, 1.8-V Output, 1.5-MHz Schematic

8.2.2.1 Design Requirements

表 8-3. Design Parameters

| PARAMETER	EXAMPLE VALUE
Input voltage range (V_{IN})	4 to 18 V, 12 V nominal
Output voltage (V_{OUT})	1.8 V
Output current rating (I_{OUT})	3 A
Switching frequency (f_{SW})	1500 kHz
Steady state output ripple voltage	10 mV
Output current load step	1.5 A
Transient response	± 70 mV (± 4%)

Product Folder Links: *TPS543320*

8.2.2.2 Detailed Design Procedure

Follow the design procedure in *セクション 8.2.1.2* for selecting the external components in this example application.

8.2.2.3 Application Curves

図 **8-22. Efficiency**

図 **8-23. Load Regulation**

図 **8-24. Line Regulation**

V_{IN} = 12 V R_{OUT} = 0.72 Ω

図 **8-25. Bode Plot**

V_{IN} = 12 V $I_{OUT(DC)}$ = 0.75 A I_{STEP} = 1.5 A at 1A/µs

図 **8-26. Load Transient**

V_{IN} = 12 V I_{OUT} = 0 A

図 **8-27. Output Ripple – No Load**

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

V_{IN} = 12 V   I_{OUT} = 3 A

図 8-28. Output Ripple – 3-A Load

V_{IN} = 12 V   I_{OUT} = 0 A

図 8-29. Input Ripple – No Load

V_{IN} = 12 V   I_{OUT} = 3 A

図 8-30. Input Ripple – 3-A Load

8.3 Power Supply Recommendations

The TPS543320 is designed to operate from an input voltage supply range between 4 V and 18 V. This supply voltage must be well regulated. Proper bypassing of the input supply is critical for proper electrical performance, as is the PCB layout and the grounding scheme. A minimum of 4 µF (after derating) ceramic capacitance, type X5R or better, must be placed near the device. TI recommends splitting the ceramic input capacitance equally between the VIN and PGND pins on each side of the device resulting in at least 2 µF of ceramic capacitance on each side of the device.

8.4 Layout

8.4.1 Layout Guidelines

Layout is a critical portion of good power supply design. See 図 8-31 for a PCB layout example. Key guidelines to follow for the layout are:
- VIN, PGND, and SW traces must be as wide as possible to reduce trace impedance and improve heat dissipation.
- Place a 10-nF to 100-nF capacitor from each VIN to PGND pin and place them as close as possible to the device on the same side of the PCB. Place the remaining ceramic input capacitance next to these high frequency bypass capacitors. The remaining input capacitance can be placed on the other side of the board but use as many vias as possible to minimize impedance between the capacitors and the pins of the IC.
- Use multiple vias near the PGND pins and use the layer directly below the device to connect them together, which helps to minimize noise and can help heat dissipation.

- Use vias near both VIN pins and provide a low impedance connection between them through an internal layer.
- Place the inductor as close as possible to the device to minimize the length of the SW node routing.
- Place the BOOT-SW capacitor as close as possible to the BOOT and SW pins.
- Place the BP5 capacitor as close as possible to the BP5 and AGND pins.
- Place the bottom resistor in the FB divider as close as possible to the FB and AGND pins of the IC. Also keep the upper feedback resistor and the feedforward capacitor near the IC. Connect the FB divider to the output voltage at the desired point of regulation.
- Use multiple vias in the AGND island to connect it back to internal PGND layers. Do not place these vias between the BP5 capacitor and the AGND pin. These vias conduct switching currents between the BP5 capacitor and PGND. Placing the vias near the AGND pin can add noise to the FB divider.
- Return the FSEL and MODE resistors to a quiet AGND island.

8.4.2 Layout Example

図 8-31. Example PCB Layout

9 Device and Documentation Support

9.1 Device Support

9.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.4 Trademarks

SWIFT™, HotRod™, and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

Product Folder Links: *TPS543320*

English Data Sheet: SLUSEE1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS543320RPYR	Active	Production	VQFN-HR (RPY) | 14	3000 | LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	543320
TPS543320RPYR.A	Active	Production	VQFN-HR (RPY) | 14	3000 | LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	543320
TPS543320RPYR.B	Active	Production	VQFN-HR (RPY) | 14	3000 | LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	543320

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS543320RPYR	VQFN-HR	RPY	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

| Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS543320RPYR	VQFN-HR	RPY	14	3000	210.0	185.0	35.0

PLASTIC QUAD FLATPACK-NO LEAD

4225171/D   08/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X

2X (0.625)
2X (0.275)
7X (0.25)
2X (0.575)
2X (0.225)
(0.7)
(0.5)
(0.9875)
2X (0.851)
7X (0.575)

(1.575)
2X (0.35)
2X (0.925)
2X (0.4)
2X (0.85)
(0.35)
2X (0.4)
(0.2375)
(0.25)
2X (0.225)
(0.8)
(1.025)
(1.1624)

SOLDER MASK OPENING
METAL UNDER SOLDER MASK
(R0.05) TYP

PKG ℄

(1.4125)
(1.2125)
(0.7)
(0.2)
PKG ℄
(0.125)
(0.35)
(0.975)

SOLDER MASK DETAILS
NOT TO SCALE

0.05 MAX ALL AROUND
METAL
EXPOSED METAL
SOLDER MASK OPENING

NON- SOLDER MASK DEFINED
PADS 1-9 & 11-14

0.05 MIN ALL AROUND
SOLDER MASK OPENING
EXPOSED METAL
METAL UNDER SOLDER MASK

SOLDER MASK DEFINED
PAD 10

4225171/D   08/2022

NOTES: (continued)

3.   For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4.   Solder mask tolerances between and around signal pads can vary based on board fabrication site.

TEXAS INSTRUMENTS
www.ti.com

SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

SOLDER PASTE COVERAGE:
PIN 1 & 5: 93%; PIN 9 &11: 91%; PIN 10: 96%
SCALE: 20X

4225171/D   08/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.