TEXAS INSTRUMENTS
TPS548C26
JAJSNB7 – MARCH 2023

TPS548C26 4V～16V 入力、35A 同期整流式降圧コンバータ、差動リモート検出

1 特長

- 4.0mΩ および 1.0mΩ の MOSFET を内蔵し、35A の連続電流動作に対応
- 外部 5V バイアスをサポートすることで効率が向上し、最小 2.7V の入力電圧で動作
- 出力電圧範囲：0.8V～5.5V
- 高精度の電圧リファレンスと差動リモート検出による高精度の出力
  - 0℃～85℃の T_J で ±0.5% の V_{OUT} 許容誤差
  - -40℃～125℃の T_J で ±1% の V_{OUT} 許容誤差
- 高速過渡応答の D-CAP+™ 制御トポロジですべてのセラミック出力コンデンサをサポート
- SS ピンで内部ループ補償を選択可能
- サイクル単位のバレー電流制限を選択可能
- DCM または FCCM 動作で、動作周波数を 0.6MHz～1.2MHz の範囲で選択可能
- プリバイアスされた出力への安全なスタートアップ
- ソフトスタート時間を 1ms～8ms の範囲でプログラム可能
- オープン・ドレインのパワー・グッド出力 (PG)
- 過電流、過電圧、低電圧、過熱保護機能でヒカップまたはラッチオフ応答を選択可能
- 5mm × 6mm、37 ピン WQFN-FCRLF パッケージ
- TPS544C26 SVID/I²C コンバータを同じパッケージで供給

2 アプリケーション

- サーバーおよびクラウド・コンピューティング POL
- ハードウェア・アクセラレータ
- データ・センター向けスイッチ

3 説明

TPS548C26 デバイスは高集積降圧コンバータで、D-CAP+ 制御トポロジによって高速過渡応答を実現しています。外部補償が不要のため、本デバイスは使いやすく、外付け部品をほとんど必要としません。本デバイスは、スペースに制約のあるデータ・センター・アプリケーションに適しています。

TPS548C26 デバイスは、差動リモート・センス、高性能の内蔵 MOSFET、動作時接合部温度の全範囲にわたって高精度 (±1%) の 0.8V 基準電圧を備えています。本デバイスは、高速な負荷過渡応答、精密な負荷レギュレーションと入力電圧レギュレーション、スキップ・モードまたは FCCM 動作、プログラム可能なソフトスタートを特長としています。過電流、過電圧、低電圧、過熱保護機能でヒカップまたはラッチオフ応答を選択可能

TPS548C26 は鉛フリー・デバイスで、適用除外なしで RoHS に準拠しています。

パッケージ情報

部品番号	パッケージ(1)	本体サイズ (公称)
TPS548C26	RXX (WQFN-FCRLF、37)	5.00mm × 6.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



簡略回路図



効率代表値

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
March 2023	*	Initial release

5 Pin Configuration and Functions



図 5-1. RXX 37-pin WQFN-FCRLF Package (Top View)



図 5-2. RXX 37-pin WQFN-FCRLF Package (Bottom View)

表 5-1. Pin Functions

PIN		I/O(1)	DESCRIPTION
NAME	NO.		
AGND	32	G	Ground pin, reference point for internal control circuitry.
AVIN	3	P	Supply rail for the internal VCC LDO. Connect a 1 µF, 25V ceramic capacitor to AGND to bypass this pin.
BOOT	26	P	Supply rail for the high-side gate driver (boost terminal). Connect the bootstrap capacitor from this pin to PHASE pin. A high temperature (X7R) 0.1 µF or greater value ceramic capacitor is recommended.
DNC	6	—	Do Not Connect (DNC) pin. This pin is the output of internal circuitry and must be floating. Pin 6 and pin 37 can be shorted together but NO any other PCB connection is allowed on pin 6.
EN	27	I	Enable pin, an active-high input pin that, when asserted high, causes the converter to begin the soft-start sequence for the output voltage rail. When de-asserted low, the converter de-asserts PG pin and begins the shutdown sequence of the output voltage rail and continue to completion.
FB	30	I	Positive input of the differential remote sense amplifier, connect to the center point of an external voltage divider. The voltage divider must be connected to output remote sense point.
GOSNS	31	I	Negative input of the differential remote sense circuit, connect to the ground sense point on the load side.
ILIM	1	I	Overcurrent limit selection pin. Connect a resistor to AGND to select the overcurrent limit threshold.
MODE	36	I	The MODE pin selects the switching frequency and sets the operation mode to FCCM or DCM, by connecting a resistor to AGND.
SS	29	I	The SS pin selects the soft-start time, internal compensation and the fault response, by connecting a resistor to AGND.
NC	33, 34, 35	—	No connection (NC) pin. There is no active circuit connected inside the IC. These pins can be connected to ground plane or left open.

表 5-1. Pin Functions (continued)

PIN		I/O(1)	DESCRIPTION
NAME	NO.		
NC	37	—	No connection (NC) pin. This pin is floating internally. Pin 37 and pin 6 can be shorted together.
PG	2	O	Power-good output signal. The PG indicator is asserted when the output voltage reaches the regulation. The PG indicator de-asserts low when the EN pin is pulled low or a shutdown fault occurs. This open-drain output requires an external pullup resistor.
PGND	7–10, 19	G	Power ground for the internal power stage.
PHASE	25	—	Return for high-side MOSFET driver. Shorted to SW internally. Connect the bootstrap capacitor from BOOT pin to this pin.
PVIN	20–24	P	Power input for both the power stage. PVIN is the input of the internal VCC LDO as well.
SW	11–18	O	Output switching terminal of the power converter. Connect these pins to the output inductor.
VCC	4	P	Internal VCC LDO output and also the input for the internal control circuitry. A 2.2 µF (or 1 µF), at least 6.3 V rating ceramic capacitor is required to be placed from VCC pin to AGND for decoupling.
VDRV	5	P	Power supply input for gate driver circuit. A 2.2 µF (or 4.7 µF), at least 6.3 V rating ceramic capacitor is required to be placed from VDRV pin to PGND pins to decouple the noise generated by driver circuitry. An external 5 V bias can be connected to this pin to save the power losses on the internal LDO.
VOSNS	28	I	Output voltage sense point for internal on-time generation circuitry. Shorting this pin directly to VOUT sense point is recommended. Adding any resistance higher than 51 Ω between VOUT sense point and the VOSNS pin shifts switching frequency higher than the desired setting. Contact Texas Instruments if a resistor has to be placed between VOUT sense point and the VOSNS pin.

6 Specifications

6.1 絶対最大定格

動作時接合部温度範囲内 (特に記述のない限り) (1)

		最小値	最大値	単位
ピン電圧	PVIN	-0.3	18	V
ピン電圧	AVIN	-0.3	18	V
ピン電圧	PVIN – SW、DC	-0.3	18	V
ピン電圧	PVIN – SW、過渡 < 10ns	-1.5	26	V
ピン電圧	SW – PGND、DC	-0.3	18	V
ピン電圧	SW – PGND、過渡 < 10ns	-3.0	21.5	V
ピン電圧	BOOT – PGND	–0.3	23.5	V
ピン電圧	BOOT – SW	-0.3	5.5	V
ピン電圧	VCC、VDRV	-0.3	5.5	V
ピン電圧	PHASE	-0.3	18	V
ピン電圧	EN、VOSNS、ILIM、MODE、SS、FB、PG	-0.3	5.5	V
ピン電圧	GOSNS – AGND	-0.3	0.3	V
ピン電圧	DNC、NC	–0.3	1.9	V
シンク電流	PG	0	10	mA
T_J	動作時接合部温度	-40	150	℃
T_{stg}	保存温度	-55	150	℃

(1) 絶対最大定格の範囲外の動作は、デバイスの永続的な損傷の原因となる可能性があります。絶対最大定格は、これらの条件において、または「推奨動作条件」に示された値を超える他のいかなる条件でも、本製品が正しく動作することを暗に示すものではありません。絶対最大定格の範囲内であっても推奨動作条件の範囲外で使用すると、デバイスが完全に機能しなくなる可能性があり、デバイスの信頼性、機能、性能に影響を及ぼし、デバイスの寿命を縮める可能性があります。

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ((2))	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{OUT}	Output voltage range		0.8		5.5	V
V_{IN}	Input voltage	PVIN when VCC and VDRV are powered by the internal LDO	4.0		16	V
		PVIN when VCC and VDRV are powered by an external 5 V bias	2.7		16	V
V_{IN}	Input voltage	AVIN	4.0		16	V
V_{BIAS}	Input voltage	VCC and VDRV external bias	4.75		5.3	V
I_{OUT}	Output current range				35	A
	Pin voltage	EN, PG	–0.1		5.3	V
I_{PG}	Power good input current capability				10	mA
T_J	Operating junction temperature		–40		125	°C

6.4 Thermal Information

THERMAL METRIC[1]		DEVICE		UNIT
		RXX (QFN, JEDEC)	RXX (QFN, TI EVM)	
		37 PINS	37 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.4	15.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	3.6	Not applicable[2]	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	6.6	Not applicable[2]	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.1	Not applicable[2]	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.1[3]	2.0[4]	°C/W
ψ_{JB}	Junction-to-board characterization parameter	3.6	5.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
(2) The thermal test or simulation setup is not applicable to a TI EVM layout.
(3) The power dissipation is evenly distributed across all the silicon areas inside the package on the thermal simulation based on the JEDEC standard, resulting in the hot spot being centered in the package.
(4) The power dissipation is concentrated on the power FET area on the thermal simulation based on the TI EVM layout, resulting in the hot spot being offset inside the package.

6.5 Electrical Characteristics

T_J = –40°C to +125°C. PVIN = 4 V to 16 V, V_{VCC} = 4.5 V to 5.0 V (unless otherwise noted). Typical values are at T_J = 25°C, PVIN = 12 V and V_{VCC} = 4.5 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
	PVIN operating input range		4		16	V
	AVIN operating input range		4		16	V
$I_{Q(AVIN)}$	AVIN quiescent current	Non-switching, PVIN = 12 V, AVIN = 12 V, V_{EN} = 2 V, V_{FB} = V_{REF} + 50 mV, no bias on VCC and VDRV pin	5	6.3	7.5	mA
$I_{SD(PVIN)}$	PVIN shutdown supply current	PVIN = 12 V, AVIN = 12 V, V_{EN} = 0 V, no bias on VCC and VDRV pin		20		µA
I_{VCC}	VCC and VDRV external bias current	External 5 V bias on VCC and VDRV pin, regular switching. T_J = 25°C, PVIN = 12 V, I_{OUT} = 35 A, V_{EN} = 2 V, f_{SW} = 0.6 MHz		32.7		mA
I_{VCC}	VCC and VDRV external bias current	External 5 V bias on VCC and VDRV pin, regular switching. T_J = 25°C, PVIN = 12 V, I_{OUT} = 35 A, V_{EN} = 2 V, f_{SW} = 0.8 MHz		39.7		mA
I_{VCC}	VCC and VDRV external bias current	External 5 V bias on VCC and VDRV pin, regular switching. T_J = 25°C, PVIN = 12 V, I_{OUT} = 35 A, V_{EN} = 2 V, f_{SW} = 1.0 MHz		48.7		mA
I_{VCC}	VCC and VDRV external bias current	External 5 V bias on VCC and VDRV pin, regular switching. T_J = 25°C, PVIN = 12 V, I_{OUT} = 35 A, V_{EN} = 2 V, f_{SW} = 1.2 MHz		57.3		mA
$I_{SD(VCC\_VDRV)}$	VCC + VDRV shutdown supply current	External 5 V bias on VCC and VDRV pin, PVIN = 12 V, V_{EN} = 0 V	5	6.3	7.5	mA
UVLO						
$PVIN_{OV}$	PVIN overvoltage rising threshold	PVIN rising	18.0	18.6	19.2	V
$PVIN_{OV}$	PVIN overvoltage falling threshold	PVIN falling. PVIN_OVF status bit, once it is set, cannot be cleared unless PVIN falls below the PVIN overvoltage falling threshold	12.9	13.4	13.9	V
$PVIN_{UVLO(R)}$	PVIN UVLO rising threshold	PVIN rising, external 5 V bias on VCC and VDRV pin	2.35	2.55	2.75	V
$PVIN_{UVLO(F)}$	PVIN UVLO falling threshold	PVIN falling, external 5 V bias on VCC and VDRV pin	2.10	2.30	2.50	V
$PVIN_{UVLO(H)}$	PVIN UVLO hysteresis			0.25		V
ENABLE						
$V_{EN(R)}$	EN voltage rising threshold	EN rising, enable switching	1.14	1.19	1.24	V
$V_{EN(F)}$	EN voltage falling threshold	EN falling, disable switching	0.94	0.98	1.02	V

6.5 Electrical Characteristics (continued)

T_J = –40°C to +125°C. PVIN = 4 V to 16 V, V_{VCC} = 4.5 V to 5.0 V (unless otherwise noted). Typical values are at T_J = 25°C, PVIN = 12 V and V_{VCC} = 4.5 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{EN(H)}$	EN voltage hysteresis			0.21		V
$t_{EN(DIG)}$	EN Deglitch Time		0.2			µs
	EN internal pulldown resistor	V_{EN} = 2 V, EN pin to AGND	110	125	140	kΩ
INTERNAL VCC LDO						
	VCC LDO output voltage	AVIN= 4 V, $I_{VCC(load)}$ = 5 mA	3.925	3.97	4.0	V
	VCC LDO output voltage	AVIN= 5 V to 16 V, $I_{VCC(load)}$ = 5 mA	4.28	4.44	4.55	V
	VCC LDO dropout voltage	AVIN – V_{VCC}, AVIN = 4 V, $I_{VCC(load)}$ = 50 mA		160.8	280	mV
	VCC_OK rising threshold	T_J = –40°C to 85°C. VCC rising, enabling initial power-on including re-loading default values from NVM	3.0	3.15	3.3	V
	VCC_OK falling threshold	T_J = –40°C to 85°C. VCC falling, disabling controller circuit including the memory and the digital engine	2.95	3.10	3.25	V
	VCC LDO short-circuit current limit		150			mA
REFERENCE VOLTAGE						
V_{FB}	FB voltage	T_J = 0°C to 85°C	792	800	804	mV
V_{FB}	FB voltage	T_J = –40°C to 125°C	788	800	808	mV
$I_{FB(LKG)}$	FB input leakage current	V_{FB} = 800 mV		10		nA
SWITCHING FREQUENCY						
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	T_J = –40°C to 125°C, PVIN = 12 V, V_{OUT} = 1.1 V, no load, R_{MODE} = 0 Ω	540	600	660	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	T_J = –40°C to 125°C, PVIN = 12 V, V_{OUT} = 1.1 V, no load, R_{MODE} = 1.5 kΩ	720	800	880	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	T_J = –40°C to 125°C, PVIN = 12 V, V_{OUT} = 1.1 V, no load, R_{MODE} = 14 kΩ	900	1000	1100	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	T_J = –40°C to 125°C, PVIN = 12 V, V_{OUT} = 1.1 V, no load, R_{MODE} = 16.2 kΩ	1080	1200	1320	kHz
$f_{SW(FCCM)}$	Switching frequency, FCCM operation	T_J = –40°C to 125°C, PVIN = 12 V, V_{OUT} = 1.1 V, no load, R_{MODE} = float	720	800	880	kHz
STARTUP AND SHUTDOWN						
$t_{ON(DLY)}$	Power on sequence delay	V_{VCC} = 4.5 V		0.5	0.55	ms
$t_{ON(Rise)}$	Soft-start time	V_{VCC} = 4.5 V, R_{SS} = AGND		1.0	1.1	ms
$t_{ON(Rise)}$	Soft-start time	V_{VCC} = 4.5 V, R_{SS} = 5.76 kΩ		2.0	2.2	ms
$t_{ON(Rise)}$	Soft-start time	V_{VCC} = 4.5 V, R_{SS} = 14 kΩ		4.0	4.4	ms
$t_{ON(Rise)}$	Soft-start time	V_{VCC} = 4.5 V, R_{SS} = 28.7 kΩ		8.0	8.8	ms
$t_{ON(Rise)}$	Soft-start time	V_{VCC} = 4.5 V, R_{SS} = open		4.0	4.4	ms
POWER STAGE						
$R_{DSON(HS)}$	High-side MOSFET on-resistance	T_J = 25°C, PVIN = 12 V, $V_{BOOT-SW}$ = 4.5 V		4		mΩ
$R_{DSON(HS)}$	High-side MOSFET on-resistance	T_J = 25°C, PVIN = 12 V, $V_{BOOT-SW}$ = 5.0 V		3.91		mΩ
$R_{DSON(LS)}$	Low-side MOSFET on-resistance	T_J = 25°C, PVIN = 12 V, V_{VDRV} = 4.5 V		1		mΩ
$R_{DSON(LS)}$	Low-side MOSFET on-resistance	T_J = 25°C, PVIN = 12 V, V_{VDRV} = 5 V		0.98		mΩ
$t_{ON(min)}$	Minimum ON pulse width	V_{VCC} = 4.5 V		60		ns
$t_{OFF(min)}$	Minimum OFF pulse width	V_{VCC} = 4.5 V, I_{OUT} = 1.5 A, V_{VOSNS} = $V_{OUT\_Setting}$ – 20 mV, SW falling edge to rising edge		210	250	ns
BOOT CIRCUIT						
$I_{BOOT(LKG)}$	BOOT leakage current	V_{EN} = 2 V, $V_{BOOT-SW}$ = 5 V			150	µA
$V_{BOOT-SW(UV\_F)}$	BOOT-SW UVLO falling threshold		2.60	2.76		V
OVERCURRENT LIMIT						
$I_{LS(OCL)}$	Low-side valley overcurrent limit (TPS548C26)	Valley current limit on LS FET, R_{ILIM} = 7.5 kΩ	10.2	12	13.8	A

6.5 Electrical Characteristics (continued)

T_J = –40°C to +125°C. PVIN = 4 V to 16 V, V_{VCC} = 4.5 V to 5.0 V (unless otherwise noted). Typical values are at T_J = 25°C, PVIN = 12 V and V_{VCC} = 4.5 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{LS(OCL)}$	Low-side valley overcurrent limit (TPS548C26)	Valley current limit on LS FET, R_{ILIM} = 12.1 kΩ	17.1	19	20.9	A
$I_{LS(OCL)}$	Low-side valley overcurrent limit (TPS548C26)	Valley current limit on LS FET, R_{ILIM} = 16.2 kΩ	23.4	26	28.6	A
$I_{LS(OCL)}$	Low-side valley overcurrent limit (TPS548C26)	Valley current limit on LS FET, R_{ILIM} = 21.5 kΩ	29.7	33	36.3	A
$I_{LS(OCL)}$	Low-side valley overcurrent limit (TPS548C26)	Valley current limit on LS FET, R_{ILIM} = 24.9 kΩ	35.1	39	42.9	A
$I_{LS(NOC)}$	Low-side negative overcurrent limit	Sinking current limit on LS FET	–18	–16	–14	A
I_{ZC}	Zero-cross detection current threshold	ZC comparator threshold, enter DCM. PVIN = 12 V, V_{VCC} = 4.5 V		1200		mA
	Response delay before entering Hiccup			16	20	µs
	Hiccup sleep time before a restart		49	56	59	ms
OUTPUT OVP AND UVP						
V_{OVF}	V_{OUT} Overvoltage-protection (OVP) threshold	(V_{FB} – V_{GOSNS}) and rising	113.8%	118.8%	122.5%	
	OVF response delay	From OVF detection to the start of the NOC operation		100		ns
V_{UVF}	V_{OUT} Undervoltage-protection (UVP) threshold	(V_{FB} – V_{GOSNS}) and falling	70%	75%	80%	
	UVF response delay	From UVF detection to tri-state of the power FETs		16	20	µs

6.5 Electrical Characteristics (continued)

T_J = –40°C to +125°C. PVIN = 4 V to 16 V, V_{VCC} = 4.5 V to 5.0 V (unless otherwise noted). Typical values are at T_J = 25°C, PVIN = 12 V and V_{VCC} = 4.5 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER GOOD						
$V_{OL(PG)}$	PG pin output low-level voltage	I_{PG} = 10 mA, PVIN = 12 V, V_{VCC} = 4.5 V			300	mV
$I_{LKG(PG)}$	PG pin Leakage current when open drain output is high	R_{pullup} = 10 kΩ, V_{PG} = 5 V			5	µA
	Minimum VCC for valid PG pin output	PVIN = 0 V, V_{EN} = 0 V, R_{pullup} = 10 kΩ, V_{PG} ≤ 0.3 V			1.2	V
OUTPUT DISCHARGE						
	Output discharge on VOSNS pin	PVIN = 12 V, V_{VCC} = 4.5 V, V_{VOSNS} = 0.5 V, EN=0V		455		Ω
THERMAL SHUTDOWN						
$T_{J(SD)}$	Thermal shutdown (Analog OTP) threshold ((1))	Junction temperature rising	153	166		°C
$T_{J(HYS)}$	Thermal shutdown (Analog OTP) hysteresis ((1))			30		°C

(1) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purpose of TI's product warranty.

6.6 Typical Characteristics



PVIN = 12 V VCC = Internal LDO V_{OUT} = 1.1 V
MODE = FCCM

図 6-1. Efficiency vs Output Current



PVIN = 12 V VCC = Internal LDO V_{OUT} = 1.1 V
MODE = FCCM

図 6-2. Power Dissipation vs Output Current



PVIN = 12 V VCC = External 5 V Bias V_{OUT} = 1.1 V
MODE = FCCM

図 6-3. Efficiency vs Output Current



PVIN = 12 V VCC = External 5 V Bias V_{OUT} = 1.1 V
MODE = FCCM

図 6-4. Power Dissipation vs Output Current



PVIN = 12 V VCC = External 5 V Bias V_{OUT} = 1.1 V
MODE = DCM

図 6-5. Efficiency vs Output Current



PVIN = 12 V VCC = External 5 V Bias V_{OUT} = 1.1 V
MODE = DCM

図 6-6. Power Dissipation vs Output Current

7 Detailed Description

7.1 Overview

The TPS548C26 device is highly integrated buck converter. The device uses D-CAP+ control topology for fast transient response, and accurate load and line regulation. The device is well-suited for space-constrained applications such as data center applications, hardware accelerator, server and cloud computing POLs. The device is easy to use and requires only few external components.

The TPS548C26 has low RDS_{ON} and supported external 5-V bias to provide high efficiency up to 35 A of continuous current operation. the device has true differential remote sense through VOSNS and GOSNS pins, and an accurate ±1%, with 0.8-V reference over the full operating junction temperature range. The device uses selectable pin strap internal loop compensation. There is no external compensation required. The device provides flexibility to select skip-mode or FCCM operation and programmable soft-start time. The device support overcurrent, overvoltage, undervoltage, and overtemperature protections TPS548C26 is a lead-free device. The device is fully RoHS compliant without exemption.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal VCC LDO and Using an External Bias on VCC and VDRV Pin

The TPS548C26 device has an internal 4.5-V LDO featuring input from the AVIN pin and output to the VCC pin. When the AVIN voltage rises, the internal LDO is enabled automatically and starts regulating the LDO output voltage on the VCC pin. The VCC voltage provides the bias voltage for the internal analog circuitry on the controller side, and the VDRV voltage provides the supply voltage for the power stage side.

Either the VCC or VDRV pin must be bypassed with a 2.2 µF, at least 6.3-V rating ceramic capacitor. Connecting the VCC pin decoupling capacitor to AGND is required to provide a clean ground for the analog circuitry on the controller side. Referring the VDRV pin decoupling capacitor to PGND is required to minimize the parasitic loop inductance for the driver circuitry in the power stage. Placing a 1-Ω resistor between the VCC pin and VDRV pin forms a RC filter on VCC pin, which greatly reduces the noise impact from power stage driver circuit.

An external bias ranging from 4.75 V to 5.30 V can be connected to the VDRV and VCC pin and power the IC. This enhances the efficiency of the converter because the VCC and VDRV power supply current now runs off this external bias instead of the internal linear regulator.

A VDRV UVLO circuit monitors the VDRV pin voltage and disables the switching when the VDRV voltage level falls below the VDRV UVLO falling threshold. Maintaining a stable and clean VDRV voltage is required for a smooth operation of the device.

Considerations when using an external bias on the VDRV and VCC pin are shown below:

- Connect the external bias to VDRV pin directly. Place a 1-Ω resistor between the VCC pin and VDRV pin, then VCC is powered through the 1-Ω filtering resistor.
- For a configuration that the VCC pin and AVIN pin are shorted together, the internal LDO is always forced off. A valid external bias is required to be connected to VDRV pin (VCC pin and AVIN pin are also powered by the same external bias through the 1-Ω filtering resistor) so that the internal analog circuits have a stable power supply rail at their power enable.
- For a configuration that the AVIN pin is not shorted to VCC pin, when the external bias is applied on the VDRV pin earlier than AVIN rail (VCC pin is also powered by the same external bias through the 1-Ω filtering resistor), the internal LDO is always forced off and the internal analog circuits have a stable power supply rail at their power enable.
- The VCC and VDRV pins must be powered by the same source, either the internal VCC LDO, or the same external bias.
- (Not recommended) When the external bias is applied on the VDRV pin late (for example, after AVIN rail ramp-up), any power-up and power-down sequencing can be applied as long as there is no excess current pulled out of the VCC pin. Understand that an external discharge path on the VCC or VDRV pin, which can pull a current higher than the current limit of the internal LDO, can potentially turn off VCC LDO thereby shutting off the converter output.
- A good configuration is: Place a 1-Ω resistor between the VCC pin and VDRV pin, and shorting the AVIN pin to VCC pin.
- A good power-up sequence with above configuration is: The external 5-V bias is applied to VDRV pin first (VCC pin is also powered by the same external bias through the 1-Ω filtering resistor), then the 12-V bus applied on PVIN pin, and then the EN signal goes high.

7.3.2 Input Undervoltage Lockout (UVLO)

The TPS548C26 device provides four independent UVLO functions for the broadest range of flexibility in start-up control. While only the fixed VCC_OK UVLO is required to enable the internal memory initialization, all four UVLO functions must be met before the switching can be enabled.

7.3.2.1 Fixed VCC_OK UVLO

The TPS548C26 device has an internally fixed UVLO of 3.15 V (typical) on VCC to enable the digital core and initiate power-on reset, including pin strap detection. The off-threshold on VCC is 3.1 V (typical). After VCC level rises above 3.15 V (typical) and stays above 3.1 V (typical), the I^2C communication is enabled.

7.3.2.2 Fixed VDRV UVLO

The TPS548C26 device has an internally fixed UVLO of 3.6 V (typical) on VDRV to enable drivers for power FETs and output voltage conversion. The off-threshold on VDRV is 3.4 V (typical).

7.3.2.3 Fixed PVIN UVLO

A PVIN UVLO circuit monitors the PVIN level and turns of switching when PVIN level is insufficient. When the PVIN pin voltage is lower than the $PVIN_{UVLO}$ falling threshold voltage (typically 2.30 V), the device stops switching and discharges the internal DAC reference. After the PVIN voltage increases beyond the $PVIN_{UVLO}$

rising threshold voltage (typically 2.55 V), the device re-initiates the soft-start and switches again. This PVIN UVLO is a non-latch protection.

When the internal VCC LDO is used to power the VCC and VDRV pins, the device switching is not gated by this PVIN UVLO. When the PVIN drops below the level of VDRV UVLO falling threshold plus the LDO dropout voltage, the VDRV UVLO is triggered and the switching stops. When PVIN rises, the PVIN level has to rise above the VDRV UVLO rising threshold to enable the switching. This means using the internal VCC LDO does not allow power conversion under ultra-low PVIN condition.

While, power conversion under ultra-low PVIN condition can be enabled with an external 5-V bias on VCC and VDRV pins. This configuration allows power conversion under ultra-low PVIN condition down to 2.7 V, as long as the external bias maintains at a 5-V level to satisfy both the VCC_OK UVLO and the VDRV UVLO.

7.3.2.4 Enable

The TPS548C26 device offers precise enable, disable threshold on the EN pin. The power stage switching is held off until EN pin voltage rises above the logic high threshold (typically 1.2 V). The power stage switching is turned off after EN pin voltage drops below the logic low threshold (typically 1 V).

The EN pin has an internal filter to avoid unexpected ON or OFF due to short glitches. The deglitch time is set to 0.2 µs.

The recommended operating condition for EN pin is up to 5.3 V and the absolute maximum rating is 5.5 V. *Do not* connect the EN pin to PVIN pin directly.

The TPS548C26 device remains disabled state when EN pin floats. The EN pin is internally pulled down to AGND through a 125-kΩ resistor.

7.3.3 Set the Output Voltage

The output voltage is programmed by the FB voltage divider resistors, R_{FB_top} and R_{FB_bot}. Connect R_{FB_top} between the FB pin and the positive node of the load, and connect R_{FB_bot} between the FB pin and GOSNS pin. The recommended R_{FB_bot} value is 10 kΩ, ranging from 1 kΩ to 20 kΩ. Determine R_{FB_top} by using the below equation:

$$R_{FB\_top} = \frac{V_{OUT} - V_{INTREF}}{V_{INTREF}} - R_{FB\_bot} \quad (1)$$

Where

- V_{OUT} is the desired output voltage in V.
- V_{INTREF} is 0.8 V.

To achieve the overall VOUT accuracy, using ±1% or better accuracy resistor for the FB voltage divider is highly recommended.

The output voltage sensed on the VOSNS pin is fed into the internal on-time generation circuitry. TI recommends shorting the VOSNS pin directly to VOUT sense point (that is, where the R_{FB_top} is connected). Adding any resistance higher than 51 Ω between VOUT sense point and the VOSNS pin shifts switching frequency higher than the desired setting. Contact Texas Instruments if a resistor has to be placed between VOUT sense point and the VOSNS pin.

7.3.4 Differential Remote Sense and Feedback Divider

The TPS548C26 device offers true differential remote sense function which is implemented between FB pin and GOSNS pin. The output of the differential remote sense amplifier is internally fed into the control loop and does not come out to a package pin.

Differential remote sense function compensates a potential voltage drop on the PCB traces thus helps maintain VOUT accuracy under steady state operation and load transient event. Connecting the FB voltage divider resistors to the remote location allows sensing the output voltage at a remote location. The connections from FB voltage divider resistors to the remote location must be a pair of PCB traces with at least 12 mil trace width, and must implement Kelvin sensing across a high bypass capacitor of 0.1 µF or higher on the sensing location. The

ground connection of the remote sensing signal must be connected to the GOSNS pin. The VOUT connection of the remote sensing signal must be connected to the VOSNS pin and the top feedback resistor R_{FB_top}. To maintain stable output voltage and minimize the ripple, the pair of remote sensing lines must stay away from any noise sources such as inductor and SW node, or high frequency clock lines. TI recommends to shield the pair of remote sensing lines with ground planes above and below.

The recommended GOSNS operating range (refer to AGND pin) is −100 mV to +100 mV. In case of local sense (no remote sensing), short GOSNS pin to AGND.

7.3.5 Start-up and Shutdown

Start-up

The start-up sequence includes three sequential periods. During the first period, the device does initialization which includes building up internal LDOs and references, internal memory initialization, pin strap detection, and so forth. The initialization, which is not gated by EN pin voltage, starts as long as VCC pin voltage is above the VCC_OK UVLO rising threshold (3.15 V typical). The length of this period is about 300 µs for TPS548C26 device. The pin strap detection result is locked in after the initialization is finished and as long as VCC voltage stays above VCC_OK falling threshold. Changing the external resistor value does not affect the existing pin strap detection result unless the IC is power cycled.

After the EN pin voltage crosses above EN high threshold (typically 1.2 V) the device moves to the second period, power-on delay. The power-on delay is 0.5 ms to activate the control loop and the driver circuit.

The V_{OUT} soft start is the third period. A soft-start ramp, which is an internal signal, starts right after the power-on delay. When starting up without pre-bias on the output, the internal reference ramps up from 0 V to 0.8 V, and the VOUT ramps up from 0 V to the setting value (by FB voltage divider). A proper soft-start time helps to avoid the inrush current by the output capacitor charging, and also minimize VOUT overshoot. The soft-start time can be selected among 4 options of 1 ms, 2 ms, 4 ms, and 8 ms by connecting a resistor from pin 29 SS to AGND. 表 7-1 lists the resistor values and the corresponding soft-start time. TI recommends ±1% tolerance resistors with a typical temperature coefficient of ±100 ppm/°C.

For the start-up with a pre-biased output the device limits the discharge current from the pre-biased output voltage by preventing the low-side FET from forcing the SW node low until after the first PWM pulse turns on the high-side FET. After the increasing reference voltage exceeds the feedback voltage which is divided down from the pre-biased output voltage, the SW pulses start. This enables a smooth startup with a pre-biased output.

After VOUT reaches the regulation value, a 1-ms PG delay starts. The converter then asserts PG pin when the 1-ms PG delay expires.

表 7-1. SS Pin Strap for the Soft-start Time, Fault Response, and Internal Compensation

SS Pin to AGND Resistor (kΩ)	Soft-start time (ms)	Internal Compensation	VOUT OV, UV Fault Response
0	1	Compensation1	Latch-off
1.50	2		
2.49	4		
3.48	8		
4.53	1	Compensation2	
5.76	2		
7.32	4		
8.87	8		

表 7-1. SS Pin Strap for the Soft-start Time, Fault Response, and Internal Compensation (continued)

SS Pin to AGND Resistor (kΩ)	Soft-start time (ms)	Internal Compensation	VOUT OV, UV Fault Response
10.5	1	Compensation1	Hiccup
12.1	2		
14.0	4		
16.2	8		
18.7	1	Compensation2	
21.5	2		
24.9	4		
28.7	8		
Floating	4	Compensation1	Latch-off

注

The pin strap detection happens at the first stage of power-up sequence. After the detection finishes, the detection results are latched in and do *not* change during the following operation. If a new selection is desired, toggling VCC (or AVIN) is required. Toggling the EN pin does not affect the pin strap detection results.

Shutdown

The TPS548C26 device features a simple shutdown sequence. Both high-side and low-side FET drivers are turned off immediately at the time when the EN pin is pulled low, and the output voltage discharge slew rate is controlled by the external load. The internal reference is discharged down to zero to get ready for the next soft start.

7.3.6 Loop Compensation

The TPS548C26 device features D-CAP+ control topology with internal loop compensation for fast transient response. As listed in 表 7-1, two sets of loop compensation are provided for tuning the output voltage feedback and response to transients. *Compensation1* is the recommended compensation for any application using relative large inductor (for example, 400 nH or higher). *Compensation2* is the recommended compensation for any application using relative small inductor (for example, 200 nH or lower). TI does not recommend electing *Compensation2* for a large inductor design because the control loop does not receive the right amount of current sensing signal when the low-side FET conduction time is approaching $t_{OFF(min)}$.

To avoid wrong pin strap detection, TI recommends ±1% tolerance resistors with a typical temperature coefficient of ±100 ppm/°C.

7.3.7 Set Switching Frequency and Operation Mode

TPS548C26 device provides programmable operation mode including the forced CCM operation for tight output voltage ripple and auto-skipping Eco-mode for high light-load efficiency. The TPS548C26 device allows users to select the switching frequency and operation mode through the pin strap detection on MODE pin. 表 7-2 lists the resistor values for the switching frequency and operation mode selections. TI recommends ±1% tolerance resistors with a typical temperature coefficient of ±100 ppm/°C.

The FCCM bit is set during initial power-on and latched after the power conversion is enabled (EN=high). While the device is enabled, a write to FCCM bit is acknowledged but the operation mode does not change until an EN toggle happens.

表 7-2. MODE Pin Strap for Switching Frequency and Operation MODE

MODE Pin to AGND Resistor (kΩ)	Switching Frequency (kHz)	Operation Mode
0	600	FCCM
1.50	800	
2.49	1000	
3.48	1200	
10.5	600	Auto-skipping Eco-mode (DCM)
12.1	800	
14	1000	
16.2	1200	
Floating	800	FCCM

注

The pin strap detection happens at the first stage of power-up sequence. After the detection finishes, the detection results are latched in and do *not* change during the following operation. If a new selection is desired, toggling VCC (or AVIN) is required. Toggling the EN pin does not affect the pin strap detection results.

7.3.8 Switching Node (SW)

The SW pins connect to the switching node of the power conversion stage. The SW pins act as the return path for the high-side gate driver. During nominal operation, the voltage swing on SW normally traverses from below ground to above the input voltage. Parasitic inductance in the PVIN to PGND loop (including the component from the PCB layout and also the component inside the package) and the output capacitance (COSS) of both power FETs form a resonant circuit that can produce high frequency (> 100 MHz) ringing on this node. The voltage peak of this ringing, if not controlled, can be significantly higher than the input voltage. TPS548C26 high-side gate driver is fine tuned to minimize the peak ringing amplitude so that a RC snubber on SW node is usually not needed. However, TI highly recommends for the user to measure the voltage stress across either the high-side or low-side FET and ensure that the peak ringing amplitude does not exceed the absolute maximum rating limit listed in the *Absolute Maximum Ratings* table.

7.3.9 Overcurrent Limit and Low-side Current Sense

For a synchronous buck converter, the inductor current increases at a linear rate determined by the input voltage, the output voltage, and the output inductor value during the high-side MOSFET on-time (ON time). During the low-side MOSFET on-time (OFF time), this inductor current decreases linearly per slew rate determined by the output voltage and the output inductor value. The inductor during the OFF time, even with a negative slew rate, usually flows from the device SW node to the load the device which is said to be sourcing current and the output current is declared to be positive. This section describes the overcurrent limit feature based on the positive low-side current. The next section describes the overcurrent limit feature based on the negative low-side current.

The positive overcurrent limit (OCL) feature in the TPS548C26 device is implemented to clamp low-side *valley current* on a cycle-by-cycle basis. The inductor current is monitored during the OFF time by sensing the current flowing through the low-side MOSFET. When the sensed low-side MOSFET current remains above the selected OCL threshold, the low-side MOSFET stays ON until the sensed current level becomes lower than the selected OCL threshold. This operation extends the OFF time and pushes the next ON time (where the high-side MOSFET turns on) out. As a result, the average output current sourced by the device is reduced. As long as the load pulls a heavy load where the sensed low-side *valley current* exceeds the selected OCL threshold, the device continuously operates in this clamping mode which extends the current OFF time and pushes the next ON time out. The device does not implement a fault response circuit directly tied to the overcurrent limit circuit, instead, the VOUT UVF function is used to shuts the device down under an overcurrent fault.

During an overcurrent event, the current sunk by the load (I_{OUT}) exceeds the current sourced by the device to the output capacitors, thus, the output voltage tends to decrease. Eventually, when the output voltage falls below the selected undervoltage fault threshold, the VOUT UVF comparator detects and shuts down the device after the UVF Response Delay (typically 16 µs). The device then responds to the VOUT UVF trigger per fault response selected through SS pin. With the *Latch-off* response selected, the device latches OFF both high-side and low-side drivers. The latch is cleared with a reset of VCC or by toggling the EN pin. With the *Hiccup* response selected, the device enters hiccup mode and re-starts automatically after a hiccup sleep time of 56 ms, without limitation on the number of restart attempts. In other words, the response to an overcurrent fault is set by the selected UVF response.

If an OCL condition happens during a soft-start ramp the device still operates with the cycle-by-cycle current limit based on the sensed low-side valley current. This operation can limit the energy charged into the output capacitors thus the output voltage likely ramps up slower than the desired soft-start slew rate. During the soft-start, the VOUT UVF comparator is disabled thus the device does not respond to an UVF event. Upon the completion of the soft-start, the VOUT UVF comparator is enabled, then the device starts responding to the UVF event.

The resistor, R_{ILIM}, connected from the ILIM pin to AGND sets the overcurrent limit threshold (see the following table). TI recommends ±1% tolerance resistors with a typical temperature coefficient of ±100 ppm/°C.

表 7-3. ILIM Pin Strap for Overcurrent Limit Threshold

ILIM Pin to AGND Resistor (kΩ)	OCL Threshold (Valley Current Detection)
7.5	12 A
12.1	19 A
16.2	26 A
21.5	33 A
24.9	39 A

注

The pin strap detection happens at the first stage of power-up sequence. After the detection finishes, the detection results are latched in and do *not* change during the following operation. If a new selection is desired, toggling VCC (or AVIN) is required. Toggling the EN pin does not affect the pin strap detection results.

7.3.10 Negative Overcurrent Limit

The TPS548C26 device is a synchronous buck converter, thus the current can flow from the device to the load or from the load into the device through SW node. When the current is flowing from the device SW node to the load the device is said to be sourcing current and the output current declared to be positive. When the current is flowing into the device SW node from the load, the device is said to be sinking current and the current is declared to be negative.

The device offers a fixed, cycle-by-cycle negative overcurrent (NOC) limit which is set to −16 A. Similar with the positive overcurrent limit, the inductor current is monitored during the low-side FET on period. To prevent too large negative current and a damage of low-side FET, the device turns off the low-side FET after the detected negative current through the low-side FET exceeds the NOC limit. And then the high-side FET is turned on for an on-time determined by PVIN, VOUT, and f_{SW} setting. After the high-side FET on-time expires, the low-side FET turns on again.

The device is unlikely to trigger the −16-A negative current limit during the nominal operation unless too small inductor value is chosen or the inductor becomes saturated. This NOC operation feature is used to discharge output capacitors during an overvoltage event.

7.3.11 Zero-Crossing Detection

TPS548C26 device implements an internal circuit for the zero inductor-current detection during skip-mode operation. The fixed Z-C detection threshold is set to a slightly positive value such as 300 mA to compensate the

delay time of the Z-C detection circuit and avoid too-late detection. Depending on the inductor value, frequency, VIN and Vout conditions, this can result diode conduction for a short period.

7.3.12 Input Overvoltage Protection

The TPS548C26 device actively monitors the PVIN input voltage. When the PVIN voltage level is above the input overvoltage threshold, TPS548C26 device stops switching and pulls PG signal low. The PVIN OV rising threshold is typically 18.6 V while the PVIN OV falling threshold is typically 13.4 V.

After the PVIN overvoltage fault is triggered, the device latches off both the high-side and low-side FETs until the EN pin is toggled or PVIN is reset.

7.3.13 Output Undervoltage and Overvoltage Protection

The TPS548C26 device monitors the FB node voltage (V_{FB} − V_{GOSNS}) to provide overvoltage (OV) and undervoltage (UV) protection.

VOUT UVF

When the FB node voltage (V_{FB} − V_{GOSNS}) drops to 600 mV or lower, the UVF comparator detects and an internal UVF Response Delay counter begins. When the 16 µs UVF Response Delay expires, the device responds per the fault response selected through SS pin. With the *Latch-off* response selected, the device latches OFF both high-side and low-side FETs. The latch is cleared with a reset of VCC or by toggling the EN pin. With the *Hiccup* response selected, the device enters hiccup mode and re-starts automatically after a hiccup sleep time of 56 ms, without limitation on the number of restart attempts.

The UVF function is enabled only after the soft-start period completes.

During the UVF Response Delay, if the FB node voltage (V_{FB} − V_{GOSNS}) rises above the UVF threshold, thus not qualified for a UVF event, the UVF response delay timer resets to zero. When the VOUT drops below the UVF threshold again, the UVF response delay timer re-starts from zero.

VOUT OVF

When the FB node voltage (V_{FB} − V_{GOSNS}) rises to 950 mV or higher, the OVF comparator detects and the device immediately latches OFF the high-side FET and turns on the low-side FET until the current flowing through low-side FET exceeds the negative overcurrent (NOC) limit. Upon reaching the −16-A NOC limit, the low-side FET is turned off, and the high-side FET is turned on again for an on-time determined by PVIN, VOUT, and f_{SW} setting. The device operates in this cycle until the output voltage is fully discharged. After VOUT is fully discharged, the high-side FET is latched OFF and the low-side FET is latched ON. With the *Latch-off* response selected, the device is kept under the state of the high-side FET latched OFF and the low-side FET latched ON. The latch is cleared with a reset of VCC or by toggling the EN pin. With the *Hiccup* response selected, the device still discharges output voltage by running the NOC operation. However, the device re-starts automatically after a hiccup sleep time of 56 ms, without limitation on the number of restart attempts. The hiccup sleep time counter starts right after the OVF trigger.

The OVF function is enabled only after the soft-start period completes.

7.3.14 Overtemperature Protection

To have full coverage for a potential overtemperature event, the TPS548C26 device implements two overtemperature protection circuitries - one on the Controller side and one on the Power Stage (PS) side.

OTP by Monitoring the Power Stage Temperature

A temperature sensing circuit is implemented in the Power Stage (PS) side. This sensed temperature is fed into an OTP circuit on the PS side to be compared with a fixed threshold (rising 166°C typical). The device stops the SW switching when the sensed IC temperature goes beyond the fixed threshold. After the PS die temperature falls 30°C below the rising threshold, the device automatically restarts with an initiated soft-start. This OTP on power stage side is a non-latch protection.

OTP by Monitoring the Controller Temperature

The Controller features an internal on-die temperature sensing circuit. The sensed temperature signal is fed into an OTP comparator on the Controller side and compared with a fixed threshold (rising 166°C typical). The device stops the SW switching when the sensed Controller temperature goes beyond the fixed threshold. The device response to an OTP event is set by the SS pin strap detection. With the *Latch-off* response selected, the device latches OFF both high-side and low-side FETs. The latch is cleared with a reset of VCC or by toggling the EN pin. With the *Hiccup* response selected, the device enters hiccup mode and re-starts automatically after a hiccup sleep time of 56 ms, without limitation on the number of restart attempts.

Given the power loss on the controller side is much less than the power loss on the power stage side, the OTP on controller side is unlikely to trigger during the nominal operation.

7.3.15 Power Good

The TPS548C26 device offers a power-good output on PG pin, which asserts high when the converter output is within the target. The PG output stays low when the switching is disabled by EN pin or insufficient PVIN level. The PG output is an open-drain output and must be pulled up externally through a pull-up resistor (usually 10 kΩ). The recommended PG pull-up resistor value is from 1 kΩ to 100 kΩ.

The PG function is activated after VCC voltage level reaches the minimum VCC threshold for a valid PG output (maximum 1.2V). When VCC is lower than 1.2V, the PG circuit does not have sufficient power supply and the open-drain output is always high-Z. The power-good function is fully activated after the soft-start ramp is completed and also the 1 ms PG delay expires.

7.4 Device Functional Modes

7.4.1 Forced Continuous-Conduction Mode

When the operation mode is set to FCCM, the controller operates in continuous conduction mode (CCM) during light-load conditions. During CCM, the switching frequency maintained to an almost constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency at the cost of lower efficiency.

When FCCM is selected, the TPS548C26 device operates at CCM during the whole soft-start period as well as the nominal operation.

7.4.2 Auto-Skip Eco-mode Light Load Operation

When the operation mode is set to DCM, the device automatically reduces the switching frequency at light-load conditions to maintain high efficiency. This section describes the operation in detail.

As the output current decreases from heavy load condition, the inductor current also decreases until the rippled valley of the inductor current touches zero level. Zero level is the boundary between the continuous-conduction and discontinuous-conduction modes. The synchronous MOSFET turns off when this zero inductor current is detected. As the load current decreases further, the converter runs into discontinuous-conduction mode (DCM). The on-time is maintained to a level approximately the same as during continuous-conduction mode operation so that discharging the output capacitor with a smaller load current to the level of the reference voltage requires more time. The transition point to the light-load operation IOUT(LL) (for example: the threshold between continuous- and discontinuous-conduction mode) is calculated as shown in below equation.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (2)$$

Where

- f_{SW} is the switching frequency

TI recommends sing low ESR capacitors (such as ceramic capacitor) for skip-mode.

7.4.3 Powering the Device from a 12-V Bus

The device works well when powering from a 12-V bus with a single V_{IN} configuration. As a single V_{IN} configuration, the internal LDO is powered by the 12-V bus and generates 4.5-V output to bias the internal analog circuitry and also powers up the gate drives. The V_{IN} input range under this configuration is 4 V to 16 V for up to 35-A load current. 図 7-1 shows an example for this single V_{IN} configuration.

V_{IN} and EN are the two signals to enable the part. For start-up sequence, any sequence between the V_{IN} and EN signals can power the device up correctly.



図 7-1. Single V_{IN} Configuration with 12-V Bus

7.4.4 Powering the Device From a Split-rail Configuration

When an external bias that is at a different level from the main V_{IN} bus, is applied to the VDRV pin, the device can be configured to split rail by using both the main V_{IN} bus and the VDRV bias. Connecting a valid bias rail to the VDRV pin overrides the internal VCC LDO, saving power loss on that linear regulator. This configuration helps improve overall system-level efficiency but requires a valid VCC bias. A 5.0-V rail is the common choice for the VDRV bias. With a stable VDRV bias, the V_{IN} input range under this configuration can be as low as 2.7 V and up to 16 V.

The noise of the external bias affects the internal analog circuitry. To ensure a proper operation, a clean, low-noise external bias, and a local decoupling capacitor from the VDRV pin to PGND pin are required. 図 7-2 shows an example for this split rail configuration.

The VDRV external bias current during nominal operation varies with the bias voltage level and the switching frequency. For example, by setting the device to skip mode, the VDRV pin draws less and less current from the external bias when the switching frequency decreases under light load condition. The typical VDRV external bias current under FCCM operation is listed in the *Electrical Characteristics* table to help the user prepare the capacity of the external bias.

Under split rail configuration, PVIN, VDRV bias, and EN are the signals to enable the part. For the start-up sequence, it is recommended that the external bias is applied on the VDRV pin earlier than PVIN rail. A practical start-up sequence example is the external 5-V bias is applied first, then the 12-V bus is applied on PVIN, and then EN signal goes high.



図 7-2. Split Rail Configuration with External VCC Bias

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS548C26 device is a highly-integrated, synchronous, step-down DC/DC converter. The TPS548C26 has a simple design procedure where programmable parameters can be configured through pin strap detections.

8.2 Typical Application

8.2.1 Application

This design describes a 3.3 V, 35 A application for the TPS548C26EVM.



図 8-1. TPS548C26EVM 3.3-V Output Application

8.2.2 Design Requirements

This design uses the parameters listed in Design Requirements.

表 8-1. Design Parameters

PARAMETER	VALUE
Input voltage	10.8 V – 13.2 V
Output Voltage	3.3 V
Output current	35 A
Switching frequency	800 kHz

8.2.3 Detailed Design Procedure

This design example leverages the requirements for the TPS548C26EVM. The default settings for this device are optimal for this application. The following steps illustrate how to select key components.

8.2.3.1 Inductor Selection

In general, a smaller inductance increases loop bandwidth leading to better transient response at the expense of higher current and voltage ripple. The inductor must be selected such that the transient performance and ripple requirements are balanced for a particular design. The recommendation is that the inductor ripple current is kept within the range of 20% to 40% of the desired output current. In this example, a 400-nH, 0.8-mΩ inductor is used.

8.2.3.2 Input Capacitor Selection

Input capacitors must be selected to provide reduction in input voltage ripple and high-frequency bypassing, which in return reduces switching stress on the power stage MOSFETs internal to the device. In this example, a 0.1-µF, 25-V, 0402 ceramic capacitor must be placed as close as possible to pin 20 of the device on the same layer as the IC on the PCB. In addition, 6pcs 10-µF ceramic capacitors are used and an optional 270-µF bulk capacitor is used on the input.

8.2.3.3 Output Capacitor Selection

To meet the output voltage ripple and load transient requirements, use a 1-µF and 2pcs 22-µF ceramic capacitors local to the output of the inductor. Additionally, use 2pcs 220-µF bulk capacitors on the top-side of the PCB combined with 4pcs 22-µF ceramic capacitors on the bottom-side of the PCB.

8.2.3.4 VCC and VRDV Bypass Capacitor

Connect a 2.2-µF, 6.3-V (or 10 V) rated ceramic capacitor to AGND for bypassing of the VCC pin.

Connect a 2.2-µF, 6.3-V (or 10 V) rated ceramic capacitor to PGND for bypassing of the VDRV pin. This bypass capacitor must refer to PGND pin 7 - 10 to minimize the length of high-frequency driving current path.

Placing a 1-Ω resistor between the VCC and VDRV pin forms a RC filter on VCC pin, which greatly reduces the noise impact from power stage driver circuit.

8.2.3.5 BOOT Capacitor Selection

Use a minimum of a 0.1-µF capacitor connected from Phase (pin 25) to Boot (pin 26). An optional series boot resistor of 0 Ω or 2.2 Ω can be added.

8.2.3.6 PG Pullup Resistor Selection

The PG output is an open-drain output and must be pulled up externally through a pullup resistor. Place a pullup resistor, within a 1-kΩ to 100-kΩ range, at the PG pin (pin 2). In this example, PG is pulled up to VCC/VDRV with a 10-kΩ resistor.

8.2.4 Application Curves



PVIN = 12 V V_{OUT} = 1.1 V

図 8-2. Efficiency, FCCM, Internal LDO



PVIN = 12 V V_{OUT} = 1.1 V

図 8-3. Power Dissipation, FCCM, Internal LDO



PVIN = 12 V V_{OUT} = 1.1 V

図 8-4. Efficiency, FCCM, External 5-V Bias



PVIN = 12 V V_{OUT} = 1.1 V

図 8-5. Power Dissipation, FCCM, External 5-V Bias



PVIN = 12 V V_{OUT} = 1.1 V

図 8-6. Efficiency, DCM, External 5-V Bias



PVIN = 12 V V_{OUT} = 1.1 V

図 8-7. Power Dissipation, DCM, External 5-V Bias



PVIN = 12 V V_{OUT} = 3.3 V
No DC Load Line (DCLL)

図 8-8. Load Regulation, FCCM, Internal LDO



PVIN = 12 V V_{OUT} = 3.3 V
No DC Load Line (DCLL)

図 8-9. Load Regulation, FCCM, External 5-V Bias



PVIN = 12 V V_{OUT} = 3.3 V
No DC Load Line (DCLL)

図 8-10. Load Regulation, DCM, Internal VCC LDO



PVIN = 12 V V_{OUT} = 3.3 V
No DC Load Line (DCLL)

図 8-11. Load Regulation, DCM, External 5-V Bias



図 8-12. ENABLE Start-Up Waveform, PVIN = 12 V, VOUT = 1.8 V



図 8-13. ENABLE Shutdown Waveform, PVIN = 12 V, VOUT = 1.8 V



図 8-14. Output Voltage Ripple, 800 kHz FCCM, 35 A Load, PVIN = 12 V, VOUT = 3.3 V



図 8-15. Output Voltage Ripple, 800 kHz FCCM, No load, PVIN = 12 V, VOUT = 3.3 V



図 8-16. Output Voltage Ripple, DCM, No load, PVIN = 12 V, VOUT = 3.3 V

8.3 Power Supply Recommendations

The device is designed to operate from a wide input voltage supply range between 2.7 V and 16 V when the VDRV pin is powered by an external bias ranging from 4.75 V to 5.3 V. Both input supplies (PVIN and VDRV bias) must be well regulated. Proper bypassing of input supplies (PVIN and VDRV) is also critical for noise performance, as are PCB layout and grounding scheme. See the recommendations in *Layout Guidelines*.

8.4 Layout

8.4.1 Layout Guidelines

Layout is critical for good power supply design. Layout example shows the recommended PCB layout configuration. A list of PCB layout considerations using the device is listed as follows:

- Place the power components (including input and output capacitors, the inductor, and the IC) on the top side of the PCB. To shield and isolate the small signal traces from noisy power lines, insert at least one solid ground inner plane.
- PVIN-to-PGND decoupling capacitors are important for FET robustness. Besides the large volume 0603 or 0805 ceramic capacitors, TI highly recommends a 0.1-µF, 0402 ceramic capacitor with 25-V / X7R rating on PVIN pin 20 (top layer) to bypass any high frequency current in PVIN to PGND loop. TI recommends the 25-V rating, but can be lowered to 16-V rating for an application with tightly regulated 12-V input bus.
- When one or more PVIN-to-PGND decoupling capacitors are placed on bottom layer, extra impedance is introduced to bypass IC PVIN node to IC PGND node. Placing at least 3 times PVIN vias on PVIN pad

(formed by pin 20 to pin 24) and at least nine times PGND vias on the thermal pad (underneath of the IC) is important to minimize the extra impedance for the bottom layer bypass capacitors.

- Except the PGND vias underneath the thermal pad, at least four PGND vias are required to be placed as close as possible to the PGND pin 7 to pin 10. At least two PGND vias are required to be placed as close as possible to the PGND pin 19. This action minimizes PGND bounces and also lowers thermal resistance.
- Place the VDRV-to-PGND decoupling capacitor as close as possible to the device. TI recommends a 2.2-µF/6.3 V/X7R/0603 or 4.7-µF/6.3 V/X6S/0603 ceramic capacitor. The voltage rating of this bypass capacitor must be at least 6.3 V but no more than 10 V to lower ESR and ESL. The recommended capacitor size is 0603 to minimize the capacitance drop due to DC bias effect. Ensure the VDRV to PGND decoupling loop is the smallest and ensure the routing trace is wide enough to lower impedance.
- As the input of VCC LDO, connect a 1-µF, 25-V rated ceramic capacitor to AGND for the bypassing of the AVIN pin. TI recommends the 25-V rating is recommended but can be lowered to 16-V rating for an application with tightly regulated 12-V input bus.
- Connect a 2.2-µF, 6.3-V (or 10 V) rated ceramic capacitor to AGND for the bypassing of the VCC pin. Placing a 1-Ω resistor between the VCC pin and VDRV pin forms a RC filter on VCC pin, which greatly reduces the noise impact from power stage driver circuit.
- For remote sensing, the connections from FB voltage divider resistors to the remote location must be a pair of PCB traces with at least 12 mil trace width, and must implement Kelvin sensing across a high bypass capacitor of 0.1 µF or higher on the sensing location. The ground connection of the remote sensing signal must be connected to the GOSNS pin. The VOUT connection of the remote sensing signal must be connected to the VOSNS pin and the top feedback resistor R_{FB_top}. To maintain stable output voltage and minimize the ripple, the pair of remote sensing lines must stay away from any noise sources such as inductor and SW node, or high frequency clock lines. TI recommends to shield the pair of remote sensing lines with ground planes above and below.
- For single-end sensing, connect the FB voltage divider resistors to a high-frequency local bypass capacitor of 0.1 µF or higher, and short GOSNS to AGND with shortest trace.
- The AGND pin 32 must be connected to a solid PGND plane. TI recommends to place AGND via close to pin 32 to route AGND from top layer to bottom layer, and then connect the AGND trace to the PGND vias (underneath IC) through either a net-tie or a 0-Ω resistor on the bottom layer.
- Connecting a resistor from pin 1 (ILIM) to AGND sets the OCL threshold. Connecting a resistor from pin 29 (SS) to AGND sets soft-start time, internal compensation, and fault response. Connecting a resistor from pin 36 (MODE) to AGND sets the switching frequency and the operation mode. TI requires not to have any capacitor on these 3 pins (ILIM, SS, and MODE). A capacitor on any of these 3 pins likely leads to a wrong detection result.
- Pin 6 (DNC) is a Do-Not-Connect pin. Pin 6 can be shorted to pin 37, which is an NC pin (No internal Connection). Do not connect pin 6 to any other net including ground.

8.4.2 Layout Example



図 8-17. Layout Recommendation

8.4.2.1 Thermal Performance on TPS548C26 Evaluation Board

Below are thermal results captured on the TPS548C26 evaluation board with PVIN = 12 V, V_{OUT} = 3.3 V conditions.



図 8-18. Thermal Characteristics, 600-kHz FCCM, Internal LDO, 35-A Load



図 8-19. Thermal Characteristics, 600-kHz FCCM, Internal LDO, 35-A Load

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.3 Trademarks

D-CAP+™ and TI E2E™ are trademarks of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS548C26RXXR	ACTIVE	WQFN-FCRLF	RXX	37	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	548C26	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

GENERIC PACKAGE VIEW

RXX 37

VQFN-FCRLF - 1.05 mm max height

5 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4228557/A

PACKAGE OUTLINE

RXX0037A

WQFN-FCRLF - 0.7 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 15X



SOLDER MASK DETAILS

4226301/F 01/2024

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
6. Recommended board layout is designed for 2oz copper for high current applications.



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

SOLDER COVERAGE :
Thermal Pad connected to pin 7-10, 19 : 80%
Thermal Pad connected to pin 20-24 : 86%
SCALE: 15X

4226301/F 01/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265