


TPS562202 4.3V~17V 入力、2A、同期整流式降圧コンバータ、SOT563 パッケージ

1 特長

- 140mΩ および 84mΩ の FET を内蔵した 2A コンバータ
- D-CAP2™ モード制御による高速過渡応答
- 入力電圧範囲：4.3 V ~ 17 V
- 出力電圧範囲 0.804 V ~ 7 V
- 軽負荷時の ECO モード
- 580kHz のスイッチング周波数
- 低いシャットダウン電流：3μA 未満
- 帰還電圧精度：2% (25°C)
- プリバイアス・スタートアップをサポート
- サイクル単位の過電流制限
- ヒカップ・モードによる過電流保護
- 非ラッチ UVP および TSD 保護
- 固定ソフト・スタート：1.2ms

2 アプリケーション

- テレビ用 SMPS 電源
- スマート・スピーカ
- 有線ネットワーク
- デジタル・セットトップ・ボックス (STB)
- 監視機器



概略回路図

3 概要

TPS562202 は単純で使いやすい 2A 同期整流式降圧コンバータで、SOT563 パッケージに搭載されています。

このデバイスは最小限の外付け部品で動作し、スタンバイ電流が小さくなるように最適化されています。


このスイッチ・モード電源 (SMPS) デバイスは、D-CAP2 モード制御を採用し、高速の過渡応答を実現します。また、特殊ポリマーなど ESR (等価直列抵抗) の低い出力コンデンサと、超低 ESR のセラミック・コンデンサの両方を、外部補償部品なしでサポートします。

TPS562202 は ECO モードで動作することで、軽負荷動作中も高い効率を維持できます。TPS562202 は 6 ピン、1.6mm × 1.6mm の SOT563 (DRL) パッケージで供給され、接合部温度 -40°C ~ 125°C で動作が規定されています。

製品情報

| 型番 ⁽¹⁾ (1 ページ) | パッケージ | 本体サイズ (公称) |
|---------------------------|---------|---------------|
| TPS562202 | DRL (6) | 1.60mm×1.60mm |

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



TPS562202 の効率



Table of Contents

| | | | |
|--|----|--|----|
| 1 特長 | 1 | 8.3 Feature Description..... | 10 |
| 2 アプリケーション | 1 | 8.4 Device Functional Modes..... | 11 |
| 3 概要 | 1 | 9 Application and Implementation | 13 |
| 4 Revision History | 2 | 9.1 Application Information..... | 13 |
| 5 Device Comparison Table | 2 | 9.2 Typical Application..... | 13 |
| 6 Pin Configuration and Functions | 3 | 10 Power Supply Recommendations | 18 |
| Pin Functions..... | 3 | 11 Layout | 18 |
| 7 Specifications | 4 | 11.1 Layout Guidelines..... | 18 |
| 7.1 Absolute Maximum Ratings..... | 4 | 11.2 Layout Example..... | 19 |
| 7.2 ESD Ratings..... | 4 | 12 Device and Documentation Support | 20 |
| 7.3 Recommended Operating Conditions..... | 4 | 12.1 Receiving Notification of Documentation Updates.. | 20 |
| 7.4 Thermal Information..... | 4 | 12.2 Support Resources..... | 20 |
| 7.5 Electrical Characteristics..... | 6 | 12.3 Trademarks..... | 20 |
| 7.6 Typical Characteristics..... | 7 | 12.4 Electrostatic Discharge Caution..... | 20 |
| 8 Detailed Description | 10 | 12.5 Glossary..... | 20 |
| 8.1 Overview..... | 10 | 13 Mechanical, Packaging, and Orderable Information | 20 |
| 8.2 Functional Block Diagram..... | 10 | | |


4 Revision History

| DATE | REVISION | NOTES |
|----------------|----------|-----------------|
| September 2020 | * | Initial release |

5 Device Comparison Table

| PART NUMBER | WORK MODE IN LIGHT LOADING |
|-------------|----------------------------|
| TPS562202 | ECO |
| TPS562207 | FCCM |

6 Pin Configuration and Functions



6-1. 6-Pin SOT563 DRL Package (Top View)

Pin Functions

| PIN | | I/O | DESCRIPTION |
|------|-----|-----|--|
| NAME | NO. | | |
| VIN | 1 | I | Input voltage supply pin |
| SW | 2 | O | Switch node connection between high-side NFET and low-side NFET |
| GND | 3 | — | Ground pin source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive FB to this GND at a single point. |
| BST | 4 | O | Supply input for the high-side NFET gate drive circuit. Connect 0.1- μ F capacitor between BST and SW pin. |
| EN | 5 | I | Enable input control. Active high. Must be pulled up to enable the device. |
| FB | 6 | I | Converter feedback input. Connect to output voltage with feedback resistor divider. |

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|--|-----------------------|------|-----|------|
| Input voltage | VIN, EN | -0.3 | 19 | V |
| | BST | -0.3 | 25 | V |
| | BST (10 ns transient) | -0.3 | 27 | V |
| | BST (vs SW) | -0.3 | 6.5 | V |
| | FB | -0.3 | 6.5 | V |
| | SW | -2 | 19 | V |
| | SW (10 ns transient) | -3.5 | 21 | V |
| Operating junction temperature, T _J | | -40 | 150 | °C |
| Storage temperature, T _{stg} | | -55 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | VALUE | UNIT |
|--|--|-------|------|
| V _(ESD) Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±500 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----------------------|------|-----|------|
| V _{IN} | Supply input voltage range | 4.3 | | 17 | V |
| V _I | Input voltage range | BST | | 23 | V |
| | | BST (10 ns transient) | -0.1 | 26 | |
| | | BST (vs SW) | -0.1 | 6 | |
| | | EN | -0.1 | 17 | |
| | | FB | -0.1 | 5.5 | |
| | | SW | -1.8 | 17 | |
| | | SW (10 ns transient) | -3.5 | 20 | |
| T _J | Operating junction temperature | -40 | | 125 | °C |

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TPS562202 | UNIT |
|-------------------------------|---|-----------|------|
| | | DRL | |
| | | 6 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 141.0 | °C/W |
| R _{θJA_effective} | Junction-to-ambient thermal resistance with TI EVM board ⁽²⁾ | 75.0 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 42.0 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 25.5 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 1.0 | °C/W |

| THERMAL METRIC ⁽¹⁾ | | TPS562202 | UNIT |
|-------------------------------|--|-----------|------|
| | | DRL | |
| | | 6 PINS | |
| Ψ_{JB} | Junction-to-board characterization parameter | 25.3 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) This $R_{\theta JA_effective}$ is tested on TPS562202EVM board (2 layer, copper thickness is 2 oz) at $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 2\text{ A}$, $T_A = 25^\circ\text{C}$

7.5 Electrical Characteristics


$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = 12\text{ V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|------|------|-----------|--------------------|
| SUPPLY CURRENT | | | | | | |
| I_{VIN} | Operating – non-switching supply current | V_{IN} current, $EN = 5\text{ V}$, $V_{FB} = 1\text{ V}$ | | 380 | 520 | μA |
| I_{VINSN} | Shutdown supply current | V_{IN} current, $EN = 0\text{ V}$ | | 1 | 3 | μA |
| LOGIC THRESHOLD | | | | | | |
| V_{ENH} | EN high-level input voltage | EN | | 1.35 | 1.6 | V |
| V_{ENL} | EN low-level input voltage | EN | 0.9 | 1.05 | | V |
| R_{EN} | EN pin resistance to GND | $V_{EN} = 12\text{ V}$ | 225 | 400 | 900 | k Ω |
| V_{FB} VOLTAGE AND DISCHARGE RESISTANCE | | | | | | |
| V_{FBTH} | V_{FB} threshold voltage | ECO-mode™ operation | | 815 | | mV |
| V_{FBTH} | V_{FB} threshold voltage | Continuous mode operation at $T_A = 25^{\circ}\text{C}$ | 788 | 804 | 820 | mV |
| I_{FB} | V_{FB} input current | $V_{FB} = 1\text{ V}$ | | 0 | ± 0.1 | μA |
| MOSFET | | | | | | |
| $R_{DS(on)h}$ | High-side switch resistance | $T_A = 25^{\circ}\text{C}$, $V_{BST} - SW = 5.5\text{ V}$ | | 140 | | m Ω |
| $R_{DS(on)l}$ | Low-side switch resistance | $T_A = 25^{\circ}\text{C}$ | | 84 | | m Ω |
| CURRENT LIMIT | | | | | | |
| I_{ocL_source} | Low side FET source current limit | Inductor valley current set point | 2.24 | 3.1 | 4 | A |
| THERMAL SHUTDOWN | | | | | | |
| T_{SDN} | Thermal shutdown threshold ⁽¹⁾ | Shutdown temperature | | 160 | | $^{\circ}\text{C}$ |
| | | Hysteresis | | 25 | | |
| ON-TIME TIMER CONTROL | | | | | | |
| $t_{OFF(MIN)}$ | Minimum off time | $V_{FB} = 0.5\text{ V}$ | | 220 | 310 | ns |
| SOFT START | | | | | | |
| T_{SS} | Soft-start time | Internal soft-start time, test V_{OUT} from 10% to 90% | | 1.2 | | ms |
| FREQUENCY | | | | | | |
| F_{sw} | Switching frequency | $V_O = 1.05\text{ V}$, continuous current conditions | | 580 | | kHz |
| OUTPUT UNDERVOLTAGE | | | | | | |
| V_{UVP} | Output UVP threshold | Hiccup detect ($H > L$) | | 65% | | |
| T_{HICCUP_WAIT} | Hiccup on time | | | 2.2 | | ms |
| T_{HICCUP_RE} | Hiccup time before restart | | | 18 | | ms |
| UVLO | | | | | | |
| UVLO | UVLO threshold | Wake up V_{IN} voltage | | 4.0 | 4.3 | V |
| | | Shutdown V_{IN} voltage | 3.3 | 3.6 | | |
| | | Hysteresis V_{IN} voltage | | 0.4 | | |


(1) Not production tested.

7.6 Typical Characteristics


$V_{IN} = 12\text{ V}$ (unless otherwise noted)




7-1. Supply Current vs Junction Temperature




7-2. FB Voltage vs Junction Temperature




7-3. EN Off Threshold Voltage vs Junction Temperature




7-4. EN On Threshold Voltage vs Junction Temperature




7-5. High-Side R_{ds-On} vs Junction Temperature




7-6. Low-Side R_{ds-On} vs Junction Temperature




7-7. Switching Frequency vs Input Voltage




7-8. Switching Frequency vs Output Current




7-9. $V_{OUT} = 0.95\text{-V}$ Efficiency, $L = 2.2\ \mu\text{H}$





7-10. $V_{OUT} = 1.05\text{-V}$ Efficiency, $L = 2.2\ \mu\text{H}$



7-11. $V_{OUT} = 1.5\text{-V}$ Efficiency, $L = 2.2\ \mu\text{H}$



7-12. $V_{OUT} = 1.8\text{-V}$ Efficiency, $L = 2.2\ \mu\text{H}$




8 Detailed Description

8.1 Overview

The TPS562202 is a 2-A synchronous buck converter. The proprietary D-CAP2 mode control supports low-ESR output capacitors, such as specialty polymer capacitors and multi-layer ceramic capacitors, without complex external compensation circuits. The fast transient response of D-CAP2 mode control can reduce the output capacitance required to meet a specific level of performance.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Adaptive On-Time Control and PWM Operation

The main control loop of the TPS562202 is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 mode control. The D-CAP2 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot duration is set proportional to the converter input voltage, V_{IN} , and inversely proportional to the output voltage, V_O , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2 mode control.

8.3.2 ECO Mode Control

The TPS562202 is designed with advanced Eco-mode to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point

that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in continuous conduction mode so it takes more time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light load operation $I_{OUT(LL)}$ current can be calculated in 式 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (1)$$

8.3.3 Soft Start and Pre-Biased Soft Start

The TPS562202 has an internal 1.2-ms soft start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is pre-biased at start-up, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage V_{FB} . This scheme ensures that the converters ramp up smoothly into regulation point.

8.3.4 Current Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{in} , V_{out} , the on-time, and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{out} . If the monitored current is above the OCL level, the converter keeps the low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. The load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current can be higher than the current available from the converter. This can cause the output voltage to fall. When the FB voltage falls below the UVP threshold voltage, the UVP comparator detects it. Then, the device will shut down after the UVP delay time (typically 24 μ s) and re-start after the hiccup time (typically 18 ms).

When the overcurrent condition is removed, the output voltage returns to the regulated value.

8.3.5 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

8.3.6 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 160°C), the device is shut off. This is a non-latch protection. The device resumes normal working once the temperature return below the recovery threshold value (typically 135°C).

8.4 Device Functional Modes

8.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS562202 can operate in their normal switching modes at heavy loading. In continuous conduction mode (CCM), the TPS562202 operates at a quasi-fixed frequency of 580 kHz.

8.4.2 Eco-mode Operation

When the TPS562202 is in normal CCM operating mode and the switch inductor current falls to 0 A, the TPS562202 begins operating in Eco-mode. Each switching cycle is followed by a period of energy-saving sleep time. The sleep time ends when the FB voltage falls below the reference voltage. As the output current decreases, the perceived time between switching pulses increases.

8.4.3 Standby Operation

The TPS562202 can be placed in standby mode by asserting the EN pin low.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The device is a typical buck DC-DC converter. It is typically used to convert a higher dc voltage to a lower dc voltage with a maximum available output current of 2 A. The following design procedure can be used to select component values for the TPS562202. Alternately, the WEBENCH® software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

9.2 Typical Application

The application schematic in [Figure 9-1](#) was developed to meet the previous requirements. This circuit is available as the evaluation module (EVM). The following sections provide the design procedure.

[Figure 9-1](#) shows the TPS562202 4.3-V to 17-V input, 1.05-V output converter schematics.




Figure 9-1. 1.05-V/2-A Reference Design

9.2.1 Design Requirements

表 9-1 shows the design parameters for this application.

表 9-1. Design Parameters

| PARAMETER | EXAMPLE VALUE |
|--|----------------------------|
| Input voltage range | 4.3 to 17 V |
| Output voltage | 1.05 V |
| Transient response, load step: 10% ~ 90% of full loading | $\Delta V_{out} = \pm 5\%$ |
| Input ripple voltage | 200 mV |
| Output ripple voltage | 20 mV |
| Output current rating | 2 A |
| Operating frequency | 580 kHz |

9.2.2 Detailed Design Procedure

9.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends using 1% tolerance or better divider resistors. Start by using 式 2 to calculate V_{OUT} .

To improve efficiency at very light loads, consider using larger value resistors. Too high of resistance is more susceptible to noise and voltage errors from the FB input current is more noticeable.

$$V_{out} = 0.804 \times (1 + R_{FBT}/R_{FBB}) \quad (2)$$

9.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_p = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}} \quad (3)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of 式 3 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in 表 9-2.

表 9-2. Recommended Component Values

| OUTPUT VOLTAGE (V) | R1 (kΩ) | R2 (kΩ) | TYP L1 (μH) | C8 + C9 (μF) | | | CFF (pF) |
|--------------------|---------|---------|-------------|--------------|-----|-----|----------|
| | | | | MIN | TYP | MAX | |
| 0.85 | 0.549 | 10.0 | 1.5 | 20 | 44 | 110 | - |
| 0.9 | 1.2 | 10.0 | 1.5 | 20 | 44 | 110 | - |
| 1 | 2.4 | 10.0 | 2.2 | 20 | 44 | 110 | - |
| 1.05 | 3.0 | 10.0 | 2.2 | 20 | 44 | 110 | - |
| 1.2 | 4.87 | 10.0 | 2.2 | 20 | 44 | 110 | - |
| 1.5 | 8.66 | 10.0 | 2.2 | 20 | 44 | 110 | - |
| 1.8 | 12.4 | 10.0 | 2.2 | 20 | 44 | 110 | - |
| 2.5 | 21.0 | 10.0 | 3.3 | 20 | 44 | 110 | - |
| 3.3 | 30.9 | 10.0 | 3.3 | 20 | 44 | 110 | 10-220 |
| 5 | 52.3 | 10.0 | 4.7 | 20 | 44 | 110 | 10-220 |

表 9-2. Recommended Component Values (continued)

| OUTPUT VOLTAGE (V) | R1 (kΩ) | R2 (kΩ) | TYP L1 (μH) | C8 + C9 (μF) | | | CFF (pF) |
|-----------------------|---------|---------|-------------|--------------|-----|-----|----------|
| | | | | MIN | TYP | MAX | |
| 6.5 | 70.5 | 10.0 | 4.7 | 20 | 44 | 110 | 10-220 |

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using 式 4, 式 5, and 式 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}} \quad (4)$$

$$I_{PEAK} = I_O + \frac{I_{P-P}}{2} \quad (5)$$

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I_{P-P}^2} \quad (6)$$

For this design example, the calculated peak current is 2.35 A and the calculated RMS current is 2.01 A. The inductor used is a WE 74437349022.

The capacitor value and ESR determine the amount of output voltage ripple. The TPS562202 is intended to be used with ceramic or other low-ESR capacitors. Recommended values range from 20 μF to 110 μF. Use 式 7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}} \quad (7)$$

For this design, two MuRata GRM21BR61A226ME44L 22-μF output capacitors are used. The typical ESR is 2 mΩ each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.

9.2.2.3 Input Capacitor Selection

The TPS562202 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10 μF for the decoupling capacitor. An additional 0.1-μF capacitor (C3) from pin 1 to ground is necessary to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

9.2.2.4 Bootstrap Capacitor Selection

A typical 0.1-μF ceramic capacitor must be connected between the BST to SW pin for proper operation. TI recommends to use a ceramic capacitor.

9.2.3 Application Curves

Below waveforms are tested at $V_{IN} = 12\text{ V}$, unless otherwise noted.




Figure 9-2. Load Regulation with Different Loading




Figure 9-3. Load Regulation with Different Input Voltage




Figure 9-4. Input Voltage Ripple $I_{out} = 2\text{ A}$




Figure 9-5. Output Voltage Ripple, $I_{out} = 0.01\text{ A}$




Figure 9-6. Output Voltage Ripple, $I_{out} = 0.2\text{ A}$




Figure 9-7. Output Voltage Ripple, $I_{out} = 2\text{ A}$




图 9-8. Start-up Relative to VIN




图 9-9. Shutdown Relative to VIN




图 9-10. Start-up Relative to EN




图 9-11. Shutdown Relative to EN




图 9-12. Transient Response, 0.2 to 1.8 A







图 9-13. Transient Response, 1 to 2 A


 9-14. OC

 9-15. Hiccup, $I_{out} = 5\text{ A}$

10 Power Supply Recommendations


The TPS562202 is designed to operate from input supply voltage in the range of 4.3 V to 17 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 75%. Using that criteria, the minimum recommended input voltage is $V_O / 0.75$.

11 Layout

11.1 Layout Guidelines

- VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- Do not allow switching current to flow under the device.
- A separate VOUT path should be connected to the upper feedback resistor.
- Make a Kelvin connection to the GND pin for the feedback path.
- Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- The trace of the FB node should be as small as possible to avoid noise coupling.
- The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

11.2 Layout Example



- VIA (Connected to GND plane at bottom layer)
- ⊖ VIA (Connected to SW)

11-1. TPS562202 Layout

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.3 Trademarks

D-CAP2™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TPS562202DRLR | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | RoHS & Green | Call TI SN | Level-1-260C-UNLIM | -40 to 125 | 2202 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS562202DRLR | SOT-5X3 | DRL | 6 | 4000 | 180.0 | 8.4 | 1.8 | 1.8 | 0.75 | 4.0 | 8.0 | Q3 |
| TPS562202DRLR | SOT-5X3 | DRL | 6 | 4000 | 180.0 | 8.4 | 1.8 | 1.8 | 0.75 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS562202DRLR | SOT-5X3 | DRL | 6 | 4000 | 210.0 | 185.0 | 35.0 |
| TPS562202DRLR | SOT-5X3 | DRL | 6 | 4000 | 210.0 | 185.0 | 35.0 |


DRL0006A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



4223266/F 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD

EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:30X



SOLDERMASK DETAILS

4223266/F 11/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4223266/F 11/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated