

# TPS62147、TPS62148 高精度、3V~17V、2A、降圧型コンバータ、DCS コントロール付き

## 1 特長

- 規定された  $T_J$  範囲にわたって  $\pm 1\%$  の出力電圧精度 (PWM モード)
- 入力電圧範囲: 3V~17V
- 静止電流:  $18\mu\text{A}$  (標準値)
- 出力電圧: 0.8V~12V
- 調整可能なソフト・スタート
- 強制 PWM または PWM/PFM 動作
- 強制 PWM でのスイッチング周波数 1.25MHz または 2.5MHz
- 高精度の ENABLE 入力
  - ユーザー定義の低電圧誤動作防止機能
  - 正確なシーケンシング
- 100% デューティ・サイクル・モード
- 自動効率向上 (AEE)
- DCS-Control トポロジ
- アクティブ出力放電 (TPS62148)
- ヒップ過電流保護 (TPS62147)
- パワー・グッド出力
- 2mm × 3mm の VQFN パッケージで供給

## 2 アプリケーション

- 標準の 12V レール電源
- モバイルおよび組み込みコンピュータ
- 複数のバッテリからの POL 電源
- ファクトリ・オートメーション、PLC、産業用 PC
- ビルディング自動化、ビデオ監視

## 3 概要

TPS62147 および TPS62148 は、DCS-Control トポロジをベースにした、高効率で使いやすい同期整流降圧 DC/DC コンバータです。このデバイスは、3V~17V の広い範囲の入力電圧で動作するため、マルチセルのリチウムイオンおよび 12V の中間電源レールに適しています。デバイスは、2A の出力電流を連続的に供給できます。負荷が軽いとき、本デバイスは自動的にパワーセーブ・モードへ移行するため、負荷範囲全体にわたって高い効率が維持されます。このため、産業用 PC やビデオ監視など、接続状態のスタンバイ性能が必要なアプリケーションに適しています。MODE ピンが Low になっているとき、スイッチング周波数は、出力電流と入力および出力電圧に応じて自動的に調整されます。この手法は自動効率拡張機能 (AEE) と呼ばれるもので、動作範囲の全体にわたって高い変換効率を維持します。TPS62147 と TPS62148 は PWM モードで 1% の出力電圧精度を実現しているため、出力電圧精度の高い電源を設計できます。FSEL ピンにより、強制 PWM モードのスイッチング周波数をそれぞれ 1.25MHz と 2.5MHz に設定できます。

標準静止電流は  $18\mu\text{A}$  です。シャットダウン・モードでの電流は標準で  $1\mu\text{A}$  です。


このデバイスは可変バージョンとして供給され、3mm × 2mm の VQFN パッケージに搭載されています。

## デバイス情報


部品番号 (2)	パッケージ (1)	本体サイズ (公称)
TPS62147		3.00mm × 2.00mm
TPS62148	RGX (VQFN, 11)	3.00mm × 2.00mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。

(2) 「[Device Comparison Table](#)」を参照してください。



簡略回路図



効率と出力電流との関係 ( $V_O = 3.3V$ 、 $f_{sw} = 1.25\text{MHz}$ 、PFM)



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参照ください。

## Table of Contents

1 特長	1	9.3 Feature Description	11
2 アプリケーション	1	9.4 Device Functional Modes	12
3 概要	1	<b>10 Application and Implementation</b>	15
4 Revision History	2	10.1 Application Information	15
5 Device Comparison Table	3	10.2 Typical Applications	19
6 Pin Configuration and Functions	3	10.3 System Examples	33
7 Specifications	4	10.4 Power Supply Recommendations	35
7.1 Absolute Maximum Ratings	4	10.5 Layout	35
7.2 ESD Ratings	4	<b>11 Device and Documentation Support</b>	38
7.3 Recommended Operating Conditions	4	11.1 Device Support	38
7.4 Thermal Information	4	11.2 ドキュメントの更新通知を受け取る方法	38
7.5 Electrical Characteristics	5	11.3 サポート・リソース	38
7.6 Typical Characteristics	7	11.4 Trademarks	38
8 Parameter Measurement Information	7	11.5 静電気放電に関する注意事項	38
8.1 Schematic	7	11.6 用語集	38
9 Detailed Description	9	<b>12 Mechanical, Packaging, and Orderable</b>	38
9.1 Overview	9	Information	38
9.2 Functional Block Diagram	10		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision A (January 2023) to Revision B (February 2023) Page

• Revision B expanded the listings shown in revision A.	20
• Updated <a href="#">図 10-7</a> to the correct graph.	20

### Changes from Revision \* (April 2018) to Revision A (January 2023) Page

• 文書全体にわたって表、図、相互参照の採番方法を更新。	1
• DCS-Control と AEE から商標を削除。	1
• Updated Absolute Maximum Ratings table note.	4
• Updated <a href="#">図 10-4</a> Efficiency vs Output current graph on page 20.	20
• Updated <a href="#">図 10-8</a> Efficiency vs Output current graph on page 21.	20
• Updated <a href="#">図 10-66</a> Switching Frequency vs Input Voltage graph on page 30.	20
• Updated <a href="#">図 10-68</a> Switching Frequency vs Input Voltage graph on page 31.	20
• Removed the graph "Switching Frequency vs Junction Temperature (Vout = 1.2 V, 1.8 V, PWM, FSEL= high)" on page 30.	20

## 5 Device Comparison Table

DEVICE NUMBER	FEATURES	OUTPUT VOLTAGE	MARKING
TPS62147	frequency selection on FSEL HICCUP current limit	adjustable	62147
TPS62148	frequency selection on FSEL output voltage discharge	adjustable	62148

## 6 Pin Configuration and Functions




図 6-1. RGX Package 11-Pin VQFN

表 6-1. Pin Functions

PIN NUMBER	NAME	I/O	DESCRIPTION
1	VIN	I	Power supply input. Make sure the input capacitor is connected as close as possible between pin VIN and GND.
2	SW		Switch pin of the converter connected to the internal Power MOSFETs.
3	GND	I	Ground pin.
4	AGND	I	Connect to GND.
5	FB	I	Voltage feedback input. Connect resistive output voltage divider to this pin.
6	VOS	I	Output voltage sense pin. Connect directly to the positive pin of the output capacitor.
7	PG	O	Open drain power good output. Leave open or tie to GND if not used.
8	EN	I	Enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
9	SS/TR	I	Soft-start / Tracking pin. An external capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing - see <a href="#">Detailed Description</a> section in this document.
10	MODE	I	The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected.
11	FSEL	I	Switching frequency setting pin. Pull to logic low for a switching frequency of 1.25 MHz. Pull to logic high for a switching frequency of 2.5 MHz. Do not leave FSEL unconnected.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Pin voltage range <sup>(2)</sup>	VIN	-0.3	20	V
	SW, VOS	-0.3	$\text{V}_{\text{IN}}+0.3$	V
	SW (transient for $t < 10\text{ns}$ ) <sup>(2)</sup>	-2	25.5	V
	EN, MODE, FSEL, PG, FB, , SS/TR	-0.3	$\text{V}_{\text{IN}}+0.3$	V
Operating junction temperature, $T_{\text{J}}$		-40	150	$^{\circ}\text{C}$
Storage temperature range, $T_{\text{stg}}$		-65	150	$^{\circ}\text{C}$

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) While switching

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{(\text{ESD})}$	Electrostatic discharge Human Body Model - (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$	V
	Charge Device Model - (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 500$	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VIN	Supply voltage	3		17	V
VOUT	Output voltage	0.7		12	V
L	Effective inductance for $f_{\text{sw}} = 2.5\text{ MHz}$	0.6	1	2.9	$\mu\text{H}$
L	Effective inductance for $f_{\text{sw}} = 1.25\text{ MHz}$	0.7	1.5 or 2.2	2.9	$\mu\text{H}$
$C_{\text{O}}$	Effective output capacitance for $f_{\text{sw}} = 2.5\text{ MHz}$ <sup>(1)</sup>	6	22	200 <sup>(3)</sup>	$\mu\text{F}$
$C_{\text{O}}$	Effective output capacitance for $f_{\text{sw}} = 1.25\text{ MHz}$ <sup>(1)</sup>	12	47	200 <sup>(3)</sup>	$\mu\text{F}$
$C_{\text{I}}$	Effective input capacitance <sup>(1) (2)</sup>	3	10		$\mu\text{F}$
$T_{\text{J}}$	Operating junction temperature	-40		125	$^{\circ}\text{C}$

(1) The values given for all the capacitors are effective capacitance, which includes the dc bias effect. Please check the manufacturer's dc bias curves for the effective capacitance vs dc bias voltage applied.  
 (2) Larger values can be required if the source impedance can not support the transient requirements of the load.  
 (3) This is for capacitors directly at the output of the device. More capacitance is allowed if there is a series resistance associated to the capacitors. See also the systems examples セクション 10.3.2 for applications with many distributed capacitors on the output.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS62147, TPS62148	UNIT
		RGX (VQFN)	
		11 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	38.4	$^{\circ}\text{C/W}$
$R_{\theta\text{JC}(\text{top})}$	Junction-to-case (top) thermal resistance	2.0	$^{\circ}\text{C/W}$
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	7.6	$^{\circ}\text{C/W}$
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	0.1	$^{\circ}\text{C/W}$
$\Psi_{\text{JB}}$	Junction-to-board characterization parameter	7.6	$^{\circ}\text{C/W}$

THERMAL METRIC <sup>(1)</sup>		TPS62147, TPS62148	UNIT
		RGX (VQFN)	
		11 PINS	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and  $V_{IN} = 3\text{ V}$  to  $17\text{ V}$ . Typical values at  $V_{IN} = 12\text{ V}$  and  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
$I_Q$	Operating Quiescent Current	EN = high, $I_{OUT} = 0\text{ mA}$ , Device not switching, $T_J = 85^{\circ}\text{C}$			35	μA
$I_Q$	Operating Quiescent Current	EN = high, $I_{OUT} = 0\text{ mA}$ , Device not switching		18	46	μA
$I_{SD}$	Shutdown Current	EN = 0 V, Nominal value at $T_J = 25^{\circ}\text{C}$ , Max value at $T_J = 85^{\circ}\text{C}$		1	8	μA
$V_{UVLO}$	Undervoltage Lockout Threshold	Rising Input Voltage	2.8	2.9	3.0	V
		Falling Input Voltage	2.5	2.6	2.7	V
$T_{SD}$	Thermal Shutdown Temperature	Rising Junction Temperature		160		°C
	Thermal Shutdown Hysteresis			20		
<b>CONTROL (EN, SS/TR, PG, MODE, FSEL)</b>						
$V_{IH}$	High Level Input Voltage for FSEL, MODE pin		0.9			V
$V_{IL}$	Low Level Input Voltage for FSEL, MODE pin			0.3		V
$V_{IH}$	Input Threshold Voltage for EN pin; rising edge		0.77	0.8	0.83	V
$V_{IL}$	Input Threshold Voltage for EN pin; falling edge		0.67	0.7	0.73	V
$I_{LKG\_EN}$	Input Leakage Current for EN, FSEL, MODE	$V_{IH} = V_{IN}$ or $V_{IL} = GND$			100	nA
$V_{TH\_PG}$	Power Good Threshold Voltage; dc level	Rising (% $V_{OUT}$ )	93%	96%	98%	
	Hysteresis	Falling (% $V_{OUT}$ )	3%		4.5%	
$V_{OL\_PG}$	Power Good Output Low Voltage	$I_{PG} = -2\text{ mA}$		0.07	0.3	V
$I_{LKG\_PG}$	Input Leakage Current (PG)	$V_{PG} = 5\text{ V}$			100	nA
$I_{SS/TR}$	SS/TR pin source current			2.5		μA
	$I_{SS/TR}$ tolerance	$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		±0.2		μA
	Tracking gain	$V_{FB} / V_{SS/TR}$		1		
	Tracking offset	feedback voltage with $V_{SS/TR} = 0\text{ V}$		11		mV

## 7.5 Electrical Characteristics (continued)

$T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $V_{IN} = 3\text{ V}$  to  $17\text{ V}$ . Typical values at  $V_{IN} = 12\text{ V}$  and  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>POWER SWITCH</b>						
$R_{DS(ON)}$	High-Side MOSFET ON-Resistance	$V_{IN} \geq 4\text{ V}$		100	180	$\text{m}\Omega$
	Low-Side MOSFET ON-Resistance	$V_{IN} \geq 4\text{ V}$		39	67	$\text{m}\Omega$
$I_{LIMH}$	High-Side MOSFET Current Limit	dc value <sup>(2)</sup>	2.8	3.5	4.2	A
$I_{LIML}$	Low-Side MOSFET Current Limit	dc value <sup>(2)</sup>	2.8	3.5	4.2	A
$I_{LIMNEG}$	Negative current limit; average value	dc value		1.5		A
<b>OUTPUT</b>						
$V_{FB}$	Feedback Voltage			0.7		V
$I_{LKG\_FB}$	Input Leakage Current (FB)	$V_{FB} = 0.7\text{ V}$		1	70	nA
$V_{FB}$	Feedback Voltage Accuracy <sup>(1)</sup>	$V_{IN} \geq V_{OUT} + 1\text{ V}$	PWM mode	-1%	1%	
		$V_{IN} \geq V_{OUT} + 1\text{ V}; V_{OUT} \geq 1.5\text{ V}$	PFM mode; $C_{O,eff} \geq 47\text{ }\mu\text{F}$ , $L = 1\text{ }\mu\text{H}$ for FSEL = high, $L = 1.5\text{ }\mu\text{H}$ for FSEL = low	-1%	2%	
		$1\text{ V} \leq V_{OUT} < 1.5\text{ V}$	PFM mode; $C_{O,eff} \geq 47\text{ }\mu\text{F}$ , $L = 1\text{ }\mu\text{H}$ for FSEL = high, $C_{O,eff} \geq 60\text{ }\mu\text{F}$ , $L = 1.5\text{ }\mu\text{H}$ for FSEL = low	-1%	2.5%	
		$V_{OUT} < 1\text{ V}$	PFM mode; $C_{O,eff} \geq 75\text{ }\mu\text{F}$ , $L = 1\text{ }\mu\text{H}$ for FSEL = high, $L = 1.5\text{ }\mu\text{H}$ for FSEL = low	-1%	2.5%	
$V_{FB}$	Feedback Voltage Accuracy with Voltage Tracking	$V_{IN} \geq V_{OUT} + 1\text{ V}; V_{SS/TR} = 0.35\text{ V}$	PWM mode	-2%	7.5%	
	Load Regulation	PWM mode operation		0.05		%/A
	Line Regulation	PWM mode operation, $I_{OUT} = 1\text{ A}$ , $V_{IN} \geq V_{out} + 1\text{ V}$ or $V_{IN} \geq 3.5\text{ V}$ whichever is larger		0.02		%/V
	Output Discharge Resistance			100		$\Omega$
$t_{delay}$	Start-up Delay time	$I_O = 0\text{ mA}$ , Time from EN=high to start switching; $V_{IN}$ applied already		200	300	$\mu\text{s}$
$t_{ramp}$	Ramp time; SS/TR pin open	$I_O = 0\text{ mA}$ , Time from first switching pulse until 95% of nominal output voltage; device not in current limit		150		$\mu\text{s}$

(1) The output voltage accuracy in Power Save Mode can be improved by increasing the output capacitor value, reducing the output voltage ripple (see [Pulse Width Modulation \(PWM\) Operation](#)).

(2) See also [セクション 9.4.5](#).

## 7.6 Typical Characteristics




図 7-1. Shutdown Current vs Input Voltage




図 7-2. Quiescent Supply Current vs Input Voltage

## 8 Parameter Measurement Information

### 8.1 Schematic




図 8-1. Measurement Setup with FSEL = high

表 8-1. List of Components for FSEL = high (fsw = 2.5 MHz)

REFERENCE	DESCRIPTION	MANUFACTURER
IC	17 V, 2 A Step-Down Converter	TPS62147; Texas Instruments
L	1 μH inductor	XFL4020-102; Coilcraft
CIN	10 μF, 25 V, Ceramic, 0805	TMK212BBJ106MG-T; Taiyo Yuden
COUT	2 × 10 μF, 16 V, Ceramic, 0805; all VOUT except 9 V and 1.2 V	EMK212BBJ106MG-T; Taiyo Yuden
COUT	3 × 10 μF, 16 V, Ceramic, 0805 for VOUT = 1.2 V	EMK212BBJ106MG-T; Taiyo Yuden
COUT	4 × 10 μF, 16 V, Ceramic, 0805 for VOUT = 9 V	EMK212BBJ106MG-T; Taiyo Yuden
CSS	3.3 nF, 10 V, Ceramic, X7R	-
R1	Depending on Vout; see 表 10-4	Standard 1% metal film
R2	Depending on Vout; see 表 10-4	Standard 1% metal film
R3	470 kΩ, Chip, 0603, 1/16 W, 1%	Standard 1% metal film




图 8-2. Measurement Setup with FSEL = low

表 8-2. List of Components for FSEL = low (fsw = 1.25 MHz)

REFERENCE	DESCRIPTION	MANUFACTURER <sup>(1)</sup>
IC	17 V, 2 A Step-Down Converter	TPS62147; Texas Instruments
L	2.2 $\mu$ H inductor	XFL4020-222; Coilcraft
CIN	10 $\mu$ F, 25 V, Ceramic, 0805	TMK212BBJ226MG-T; Taiyo Yuden
COUT	2 $\times$ 22 $\mu$ F, 16 V, Ceramic, 0805; all VOUT except 9 V and 1.2 V	EMK212BBJ226MG-T; Taiyo Yuden
COUT	3 $\times$ 22 $\mu$ F, 16 V, Ceramic, 0805 for VOUT = 1.2 V and VOUT = 9 V	EMK212BBJ226MG-T; Taiyo Yuden
CSS	3.3 nF, 10 V, Ceramic, X7R	-
R1	Depending on Vout; see 表 10-4	Standard 1% metal film
R2	Depending on Vout; see 表 10-4	Standard 1% metal film
R3	470 k $\Omega$ , Chip, 0603, 1/16 W, 1%	Standard 1% metal film

(1) See [Third-party Products Disclaimer](#)


## 9 Detailed Description

### 9.1 Overview

The TPS62147, TPS62148 synchronous switched mode power converters are based on DCS-Control (Direct Control with Seamless Transition into Power Save Mode), an advanced regulation topology that combines the advantages of hysteretic, voltage mode and current mode control. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate dc load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 1.25 MHz or 2.5 MHz, depending on the setting of the FSEL pin, with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Because DCS-Control supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless. An internal current limit supports nominal output currents of up to 2 A. The TPS62147, TPS62148 offer both excellent dc voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

## 9.2 Functional Block Diagram



The discharge switch on the VOS pin is not available in the TPS62147.

## 9.3 Feature Description

### 9.3.1 Precise Enable

The voltage applied at the Enable pin of the TPS62147, TPS62148 is compared to a fixed threshold of 0.8 V for a rising voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input allows the use as a user programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS62147, TPS62148 start operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically 1  $\mu$ A. In this mode, the internal high side and low side MOSFETs are turned off and the entire internal control circuitry is switched off.

### 9.3.2 Power Good (PG)

The built-in power good (PG) function indicates whether the output voltage has reached its target. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor to any voltage up to a voltage level of the input voltage at VIN. It can sink 2 mA of current and maintain its specified logic low level. PG is low when the device is turned off due to EN, UVLO or thermal shutdown, so it can be used to actively discharge Vout. VIN must remain present for the PG pin to stay low.

The power good threshold in transient operation can be slightly different from the dc values given in the electrical specification in case a feed forward capacitor is used on the output voltage divider. Due to the capacitive coupling, power good can go high for a short time after a release of a short circuit on the output.

If the power good output is not used, it is recommended to tie to GND or leave open.

### 9.3.3 MODE

When MODE is set low, the device operates in PWM or PFM mode depending on the output current. Automatic Efficiency Enhancement (AEE), which scales the switching frequency based on the input voltage and the output voltage, is enabled for highest efficiency over a wide input voltage, output voltage and output current range. The MODE pin allows to force PWM mode when set high. In forced PWM mode, AEE is disabled. See also [Power Save Mode Operation \(PWM/PFM\)](#).

### 9.3.4 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

### 9.3.5 Thermal Shutdown

The junction temperature ( $T_J$ ) of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds 160°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When  $T_J$  decreases below the hysteresis amount of typically 20°C, the converter resumes normal operation, beginning with soft-start. During a PFM skip pause, the thermal shutdown is not active. See also [Power Save Mode Operation \(PWM/PFM\)](#).

## 9.4 Device Functional Modes

### 9.4.1 Pulse Width Modulation (PWM) Operation

TPS62147, TPS62148 have two operating modes: Forced PWM mode discussed in this section and PWM/PFM as discussed in *Power Save Mode Operation (PWM/PFM)*.

With the MODE pin set to high, the TPS62147, TPS62148 operate with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of 2.5 MHz for FSEL = high and 1.25 MHz for FSEL = low. The frequency variation in PWM is controlled and depends on VIN, VOUT and the inductance. The on-time (TON) in forced PWM mode depends on the setting of FSEL.

For FSEL = high (2.5 MHz):

$$TON = \frac{VOUT}{VIN} \times 400 \text{ [ns]} \quad (1)$$

For FSEL = low (1.25 MHz):

$$TON = \frac{VOUT}{VIN} \times 800 \text{ [ns]} \quad (2)$$

### 9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE pin is low, Power Save Mode is allowed. The device operates in PWM mode as long the output current is higher than half the inductor ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor ripple current. For improved transient response, PWM mode is forced for 8 switching cycles if the output voltage is above target due to a load release. The Power Save Mode is entered seamlessly, if the load current decreases and the MODE pin is set low. This ensures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor current is discontinuous.

In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode is seamless in both directions.

The AEE function in TPS62147, TPS62148 adjusts the on-time (TON) in power save mode depending on the input voltage and the output voltage to maintain highest efficiency. The on-time, in steady-state operation, can be estimated as follows.

For FSEL = high (2.5MHz):

$$TON = 100 \times \frac{VIN}{VIN - VOUT} \text{ [ns]} \quad (3)$$

For FSEL = low (1.25MHz):

$$TON = 200 \times \frac{VIN}{VIN - VOUT} \text{ [ns]} \quad (4)$$

For very small output voltages, an absolute minimum on-time of about 50 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Using TON, the typical peak inductor current in Power Save Mode is approximated by:

$$ILPSM_{(peak)} = \frac{(VIN - VOUT)}{L} \times TON \quad (5)$$

There is a minimum off-time which limits the duty cycle of the TPS62147, TPS62148. When VIN decreases to typically 15% above VOUT, the TPS62147, TPS62148 does not enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.

The output voltage ripple in power save mode is given by 式 6:

$$\Delta V = \frac{L \times V_{IN}^2}{200 \times C} \left( \frac{1}{V_{IN} - V_{OUT}} + \frac{1}{V_{OUT}} \right) \quad (6)$$

#### 9.4.3 100% Duty-Cycle Operation

The duty cycle of the buck converter is given by  $D = V_{OUT} / V_{IN}$  and increases as the input voltage comes close to the output voltage. The minimum off-time is about 80 ns. When the minimum off-time is reached, TPS62147, TPS62148 scale down the switching frequency while they approach 100% mode. In 100% mode the high-side switch is on continuously. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences, for example for longest operation time of battery-powered applications. In 100% duty-cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$V_{IN(\min)} = V_{OUT} + I_{OUT} (R_{DS(on)} + R_L) \quad (7)$$

where

- $I_{OUT}$  is the output current,
- $R_{DS(on)}$  is the on-state resistance of the high-side FET and
- $R_L$  is the dc resistance of the inductor used.

#### 9.4.4 Current Limit And Short Circuit Protection (for TPS62148)

The TPS62148 is protected against overload and short circuit events. If the inductor current exceeds the current limit  $I_{LIMF}$ , the high side switch is turned off and the low side switch is turned on to ramp down the inductor current. This allows it to provide the maximum current, for example, charging a large output capacitance without the must increase the soft-start time.

Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit is given as:

$$I_{peak(\text{typ})} = I_{LIMH} + \frac{V_L}{L} \times t_{PD} \quad (8)$$

where

- $I_{LIMF}$  is the static current limit as specified in the electrical characteristics
- $L$  is the effective inductance at the peak current
- $V_L$  is the voltage across the inductor ( $V_{IN} - V_{OUT}$ ) and
- $t_{PD}$  is the internal propagation delay of typically 50 ns.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high side switch peak current can be calculated as follows:

$$I_{peak(\text{typ})} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \times 50 \text{ ns} \quad (9)$$

#### 9.4.5 HICCUP Current Limit And Short Circuit Protection (for TPS62147)

The TPS62147 is protected against overload and short circuit events. If the inductor current exceeds the current limit  $I(LIMF)$ , the high side switch is turned off and the low side switch is turned on to ramp down the inductor current. After the switch current limit is triggered for 512 switching cycles, the device stops switching. After a typical delay of 800  $\mu$ s, the device begins a new soft-start cycle. This is called HICCUP short circuit protection. TPS62147 repeats this mode until the short circuit condition disappears.

Due to internal propagation delay, the actual current can exceed the static current limit during that time. The equations given under [Current Limit And Short Circuit Protection \(for TPS62148\)](#) also apply.

#### 9.4.6 Soft Start / Tracking (SS/TR)

The internal soft-start circuitry controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a delay of about 200  $\mu$ s then the internal reference and hence VOUT rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving SS/TR pin unconnected provides fastest startup ramp with 150  $\mu$ s typically.

If the device is set to shutdown (EN = GND), undervoltage lockout or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new startup sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin of several devices must not be connected with each other.

#### 9.4.7 Output Discharge Function (TPS62148 only)

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once TPS62148 has been enabled at least once since the supply voltage was applied. The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled, in thermal shutdown or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V.

#### 9.4.8 Starting into a Pre-Biased Load

The TPS62147 is capable of starting into a pre-biased output. The device only starts switching when the internal soft-start ramp is equal or higher than the feedback voltage. If the voltage at the feedback pin is biased to a higher voltage than the nominal value, the TPS62147 does not start switching unless the voltage at the feedback pin drops to the target.

This functionality actually also applies to TPS62148 but the discharge function in TPS62148 keeps the voltage close to 0 V, so starting into a pre-biased output does not apply.

## 10 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 10.1 Application Information

#### 10.1.1 Programming the Output Voltage

The output voltage is adjustable. It can be programmed for output voltages from 0.8 V to 12 V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 0.7 V. The value of the output voltage is set by the selection of the resistor divider from [式 10](#). It is recommended to choose resistor values which allow a current of at least 2  $\mu$ A, meaning the value of R2 must not exceed 400  $k\Omega$ . Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (10)$$

#### 10.1.2 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. The TPS62147, TPS62148 are optimized to work within a range of external components. The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter (see [Output Filter and Loop Stability](#)). [表 10-1](#) can be used to simplify the output filter component selection.

**表 10-1. Recommended LC Output Filter Combinations<sup>(1)</sup>**

	4.7 $\mu$ F	10 $\mu$ F	22 $\mu$ F	47 $\mu$ F	100 $\mu$ F	200 $\mu$ F	$\geq 400 \mu$ F
0.68 $\mu$ H		√	√	√			
1 $\mu$ H		√	√ <sup>(2)</sup>	√	√	√	√ <sup>(4)</sup>
1.5 $\mu$ H		√	√	√	√	√	√ <sup>(4)</sup>
2.2 $\mu$ H		√	√	√ <sup>(3)</sup>	√	√	√ <sup>(4)</sup>
3.3 $\mu$ H							

(1) The values in the table are nominal values.

(2) This LC combination is the standard value and recommended for most applications with FSEL = high.

(3) This LC combination is the standard value and recommended for most applications with FSEL = low.

(4) Output capacitance must have a ESR of  $\geq 10 \text{ m}\Omega$  for stable operation, see also [Powering Multiple Loads](#).

#### 10.1.3 Inductor Selection

The TPS62147, TPS62148 are designed for a nominal 1- $\mu$ H inductor if FSEL = high and a 1.5- $\mu$ H or 2.2- $\mu$ H inductor if FSEL = low. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 1  $\mu$ H cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. Therefore they are not recommended at large voltages across the inductor as it is the case for high input voltages and low output voltages. With low output current in forced PWM mode this causes a larger negative inductor current peak which can exceed the negative current limit.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and dc resistance (DCR). [式 11](#) calculates the maximum inductor current.

$$I_{L(\max)} = I_{OUT(\max)} + \frac{\Delta I_{L(\max)}}{2} \quad (11)$$

$$\Delta I_{L(\max)} = \frac{VIN_{(\max)}}{L_{(\min)}} \times 100\text{ns} \quad (12)$$

where

- $I_L(\max)$  is the maximum inductor current
- $\Delta I_L$  is the Peak to Peak Inductor Ripple Current
- $L(\min)$  is the minimum effective inductor value.

Above equation is valid for FSEL = high. With FSEL = low, the ON-time is doubled from 100 ns to 200 ns so the peak inductor current doubles given the same input voltage and inductor.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS62147, TPS62148 and are recommended for use:

**表 10-2. List of Inductors<sup>(1)</sup>**

TYPE	INDUCTANCE [ $\mu\text{H}$ ]	CURRENT [A] <sup>(2)</sup>	DIMENSIONS [LxBxH] mm	MANUFACTURER <sup>(1)</sup>
XFL3012-102ME	1.0 $\mu\text{H}$ , $\pm 20\%$	2.3	3 x 3 x 1.3	Coilcraft
XFL4015-122ME	1.2 $\mu\text{H}$ , $\pm 20\%$	4.5	4 x 4 x 1.6	Coilcraft
XFL4020-102ME	1.0 $\mu\text{H}$ , $\pm 20\%$	5.4	4 x 4 x 2.1	Coilcraft
XFL4020-152ME	1.5 $\mu\text{H}$ , $\pm 20\%$	4.6	4 x 4 x 2.1	Coilcraft
XFL4020-222ME	2.2 $\mu\text{H}$ , $\pm 20\%$	3.7	4 x 4 x 2.1	Coilcraft
DFE322512F-2R2M	2.2 $\mu\text{H}$ , $\pm 20\%$	2.6	3.2 x 2.5 x 1.2	Murata
DFE322512F-1R5M	1.5 $\mu\text{H}$ , $\pm 20\%$	3.0	3.2 x 2.5 x 1.2	Murata
DFE322512F-1R0M	1.0 $\mu\text{H}$ , $\pm 20\%$	3.8	3.2 x 2.5 x 1.2	Murata

(1) See [Third-Party Products Disclaimer](#)

(2) Lower of  $I_{\text{RMS}}$  at 40°C rise or  $I_{\text{SAT}}$  at 30% drop.

The inductor value also determines the load current at which Power Save Mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L \quad (13)$$

#### 10.1.4 Capacitor Selection

##### 10.1.4.1 Output Capacitor

The recommended value for the output capacitor is 22  $\mu\text{F}$  with FSEL = high ( $f_{\text{sw}} = 2.5$  MHz) and 2 x 22  $\mu\text{F}$  with FSEL = low ( $f_{\text{sw}} = 1.25$  MHz). The architecture of the TPS62147, TPS62148 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter dc output accuracy in Power Save Mode.

In Power Save Mode, the output voltage ripple depends on the output capacitance, its ESR, ESL and the peak inductor current. Using ceramic capacitors provides small ESR, ESL and low ripple. The output capacitor must be as close as possible to the device.

For large output voltages the dc bias effect of ceramic capacitors is large and the effective capacitance has to be observed.

### 10.1.4.2 Input Capacitor

For most applications, 10  $\mu\text{F}$  nominal is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins.

**表 10-3. List of Capacitors<sup>(1)</sup>**

TYPE	NOMINAL CAPACITANCE [ $\mu\text{F}$ ]	VOLTAGE RATING [V]	SIZE	MANUFACTURER <sup>(1)</sup>
TMK212BBJ106MG-T	10	25	0805	Taiyo Yuden
EMK212BBJ226MG-T	22	16	0805	Taiyo Yuden

(1) See *Third-Party Products Disclaimer*

### 10.1.4.3 Soft-Start Capacitor

A capacitor connected between SS/TR pin and GND sets user programmable start-up slope of the output voltage. A constant current source provides typically 2.5  $\mu\text{A}$  to charge the external capacitance. The capacitor required for a given soft-start ramp time is given by:

$$C_{ss} = t_{ss} \times \frac{2.5\mu\text{A}}{0.7V} [F] \quad (14)$$

where

- $C_{ss}$  is the capacitance required at the SS/TR pin and
- $t_{ss}$  is the desired soft-start ramp time


The fastest achievable typical ramp time is 150  $\mu\text{s}$  even if the external  $C_{ss}$  capacitance is lower than 680 pF or the pin is open.


### 10.1.5 Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage with the typical gain and offset as specified in the electrical characteristics.

$$V_{FB} \approx V_{SS/TR} \quad (15)$$

When the SS/TR pin voltage is above 0.7 V, the internal voltage is clamped and the device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage in PFM mode, the device does not sink current from the output. The resulting decrease of the output voltage can therefore be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is  $V_{IN} + 0.3$  V. The SS/TR pin is internally connected with a resistor to GND when EN = 0.

If the input voltage drops below undervoltage lockout, the output voltage goes to zero, independent of the tracking voltage.  10-1 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function. See also [セクション 10.3.3](#) in the systems examples. SS/TR is internally clamped to approximately 3 V.



**图 10-1. Schematic for Ratiometric and Simultaneous Startup**

The resistive divider of R5 and R6 can be used to change the ramp rate of VOUT2 to be faster, slower or the same as VOUT1.

A sequential startup is achieved by connecting the PG pin of VOUT of DEVICE 1 to the EN pin of DEVICE2. PG requires a pull-up resistor. Ratiometric start up sequence happens if both supplies are sharing the same soft-start capacitor. 式 14 gives the soft-start time, though the SS/TR current has to be doubled.

Note: If the voltage at the FB pin is below its typical value of 0.7 V, the output voltage accuracy can have a wider tolerance than specified. The current of 2.5  $\mu$ A out of the SS/TR pin also has an influence on the tracking function, especially for high resistive external voltage dividers on the SS/TR pin.

#### 10.1.6 Output Filter and Loop Stability

The TPS62147, TPS62148 are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with 式 16:

$$f_{LC} = \frac{1}{2\pi\sqrt{L \cdot C}} \quad (16)$$

Proven nominal values for inductance and ceramic capacitance are given in 表 10-1 and are recommended for use. Different values can work, but care has to be taken for the loop stability which is affected.

The TPS62147, TPS62148 include an internal 15 pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equation 式 17 and 式 18:


$$f_{zero} = \frac{1}{2\pi \times R_1 \times 15 pF} \quad (17)$$

$$f_{pole} = \frac{1}{2\pi \times 15 pF} \left( \frac{1}{R_1} + \frac{1}{R_2} \right) \quad (18)$$

Though the TPS62147, TPS62148 are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability versus transient response can be found in [SLVA289](#) and [SLVA466](#).

## 10.2 Typical Applications

### 10.2.1 Typical Application with Adjustable Output Voltage



#### 10.2.1.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions. See [表 8-1](#) for the Bill of Materials used to generate the application curves.

#### 10.2.1.2 Detailed Design Procedure

$$R_1 = R_2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (19)$$

With  $V_{FB} = 0.7$  V:

**表 10-4. Setting the Output Voltage**

NOMINAL OUTPUT VOLTAGE	R1	R2	EXACT OUTPUT VOLTAGE
0.8 V	51 kΩ	360 kΩ	0.799 V
1.2 V	130 kΩ	180 kΩ	1.206 V
1.5 V	150 kΩ	130 kΩ	1.508 V
1.8 V	470 kΩ	300 kΩ	1.797 V
2.5 V	620 kΩ	240 kΩ	2.508 V
3.3 V	560 kΩ	150 kΩ	3.313 V
5 V	510 kΩ	82 kΩ	5.054 V
9 V	510 kΩ	43 kΩ	9.002 V
12 V	1000 kΩ	62 kΩ	11.99 V

### 10.2.1.3 Application Curves




図 10-2. Efficiency vs Output Current




図 10-3. Efficiency vs Output Current




図 10-4. Efficiency vs Output Current




図 10-5. Efficiency vs Output Current




図 10-6. Efficiency vs Output Current




図 10-7. Efficiency vs Output Current




図 10-8. Efficiency vs Output Current




図 10-9. Efficiency vs Output Current




図 10-10. Efficiency vs Output Current




図 10-11. Efficiency vs Output Current




図 10-12. Efficiency vs Output Current




図 10-13. Efficiency vs Output Current




図 10-14. Efficiency vs Output Current




図 10-15. Efficiency vs Output Current




図 10-16. Efficiency vs Output Current




図 10-17. Efficiency vs Output Current




図 10-18. Efficiency vs Output Current







図 10-19. Efficiency vs Output Current




**图 10-20. Efficiency vs Output Current**




**图 10-21. Efficiency vs Output Current**




**图 10-22. Output Voltage vs Output Current**



**图 10-23. Output Voltage vs Output Current**



**图 10-24. Output Voltage vs Output Current**



**图 10-25. Output Voltage vs Output Current**




图 10-26. Output Voltage vs Output Current




图 10-27. Output Voltage vs Output Current




图 10-28. Output Voltage vs Output Current




图 10-29. Output Voltage vs Output Current




图 10-30. Output Voltage vs Output Current






图 10-31. Load Transient Response




Vin = 12 V; PWM Io = 200 mA to 1.8 A  
Vout = 1.2 V FSEL = high TA = 25 °C

図 10-32. Load Transient Response




Vin = 6 V to 8.4 V; PWM Io = 1 A  
Vout = 1.2 V FSEL = high TA = 25 °C

図 10-33. Line Transient Response




Vin = 6 V to 8.4 V; PWM Io = 1 A  
Vout = 1.2 V FSEL = high TA = 25 °C

図 10-34. Line Transient Response




Vin = 5 V; PWM Rload = 1 kΩ  
Vout = 1.2 V FSEL = high TA = 25 °C

図 10-35. Start-Up Timing



Vin = 5 V; PWM Io = 0.1 A  
Vout = 1.2 V FSEL = high TA = 25 °C

図 10-36. Output Voltage Ripple



Vin = 5 V; PWM Io = 1 A  
Vout = 1.2 V FSEL = high TA = 25 °C

図 10-37. Output Voltage Ripple




图 10-38. Load Transient Response




图 10-39. Load Transient Response




图 10-40. Line Transient Response




图 10-41. Line Transient Response




图 10-42. Start-Up Timing




图 10-43. Output Voltage Ripple




図 10-44. Output Voltage Ripple




図 10-45. Load Transient Response




図 10-46. Load Transient Response




図 10-47. Line Transient Response




図 10-48. Line Transient Response




図 10-49. Start-Up Timing




图 10-50. Output Voltage Ripple




图 10-51. Output Voltage Ripple




图 10-52. Load Transient Response




图 10-53. Load Transient Response




图 10-54. Line Transient Response




图 10-55. Line Transient Response




图 10-56. Start-Up Timing




图 10-57. Output Voltage Ripple




图 10-58. Output Voltage Ripple




图 10-59. Load Transient Response




图 10-60. Load Transient Response




图 10-61. Line Transient Response




图 10-62. Line Transient Response




图 10-63. Start-Up Timing




图 10-64. Output Voltage Ripple




图 10-65. Output Voltage Ripple




图 10-66. Switching Frequency vs Input Voltage










图 10-67. Switching Frequency vs Input Voltage






图 10-74. Switching Frequency vs Input Voltage




图 10-75. Switching Frequency vs Junction Temperature




图 10-76. Switching Frequency vs Input Voltage




图 10-77. Switching Frequency vs Input Voltage




图 10-78. Switching Frequency vs Junction Temperature





图 10-79. Feedback Voltage Accuracy with Voltage Tracking vs Voltage at VSS/TR

## 10.3 System Examples

### 10.3.1 LED Power Supply

The TPS62147, TPS62148 can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid excessive power loss. Because this pin provides 2.5  $\mu$ A, the feedback pin voltage can be adjusted by an external resistor per [式 20](#). This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62147, TPS62148.

[图 10-80](#) shows an application circuit, tested with analog dimming:



[图 10-80. Single Power LED Supply](#)

The resistor at SS/TR defines the FB voltage. It is set to 350 mV by  $R_5 = 140 \text{ k}\Omega$  using [式 20](#). This cuts the losses on  $R_4$  to half from the nominal 0.7 V of feedback voltage while it still provides good accuracy.


$$V_{FB} = 2.5\mu\text{A} \times R_{SS/TR} + 11mV \quad (20)$$

The device supplies a constant current set by resistor  $R_4$  from FB to GND. The minimum input voltage has to be rated according the forward voltage needed by the LED used. More information is available in the Application Note [SLVA451](#).

### 10.3.2 Powering Multiple Loads

In applications where TPS62147, TPS62148 are used to power multiple load circuits, it can be the case that the total capacitance on the output is very large. To properly regulate the output voltage, there must be an appropriate AC signal level on the VOS pin. Tantalum capacitors have a large enough ESR to keep output voltage ripple sufficiently high on the VOS pin. With low ESR ceramic capacitors, the output voltage ripple can get very low, so it is not recommended to use a large capacitance directly on the output of the device. If there are several load circuits with their associated input capacitor on a PCB, these loads are typically distributed across the board. This adds enough trace resistance ( $R_{\text{trace}}$ ) to keep a large enough AC signal on the VOS pin for proper regulation.

The minimum total trace resistance on the distributed load is 10 m $\Omega$ . The total capacitance  $n \times C_{\text{in}}$  in the use case below was  $32 \times 47 \mu\text{F}$  of ceramic X7R capacitors.




**FIGURE 10-81. Multiple Loads**

### 10.3.3 Voltage Tracking

DEVICE 2 follows the voltage applied to the SS/TR pin. A ramp on SS/TR to 0.7 V ramps the output voltage according to the 0.7 V reference.

Tracking the 3.3 V of DEVICE 1 requires a resistor divider on SS/TR of DEVICE 2 equal to the output voltage divider of DEVICE 1.



**FIGURE 10-82. Tracking Example**




图 10-83. Tracking

#### 10.3.4 Precise Soft-Start Timing

The SS/TR pin of the TPS62147, TPS62148 can be used for tracking as well as for setting the soft-start time. The TPS62147, TPS62148 has one GND terminal which is used for the power ground as well as for the analog ground connection. While starting the device with a load current above approximately 1 A, the noise on the GND connection can lead to a soft-start time shorter than calculated. There is an external work around as given below.

Adding a 10 k $\Omega$  resistor filters the noise on the GND connection and keeps the soft-start time at the value calculated.




图 10-84. Adding a Series Resistor to CSS

#### 10.4 Power Supply Recommendations

The power supply to the TPS62147, TPS62148 must have a current rating according to the supply voltage, output voltage, and output current of the TPS62147, TPS62148.

#### 10.5 Layout

##### 10.5.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS62147, TPS62148 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity.

See [セクション 10.5.2](#) for the recommended layout of the TPS62147, TPS62148, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin of TPS62147, TPS62148. Also connect the VOS pin in the shortest way to VOUT at the output capacitor.

Provide low inductive and resistive paths for loops with high  $di/dt$ . Therefore paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high  $dv/dt$ . Therefore the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces must be avoided. Loops which conduct an alternating current must outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB and VOS must be connected with short wires and not nearby high  $dv/dt$  signals (for example SW). As they carry information about the output voltage, they must be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R1 and R2, must be kept close to the IC and connect directly to those pins and the system ground plane. The same applies to R3 if FB2 is used to scale the output voltage.

The package uses the pins for power dissipation. Thermal vias on the VIN, GND and SW pins help to spread the heat through the pcb.

In case any of the digital inputs EN, FSEL or MODE must be tied to the input supply voltage at VIN, the connection must be made directly at the input capacitor as indicated in the schematics. Please also see the EVM User's Guide [SLVUBE9](#).

### 10.5.2 Layout Example




図 10-85. Layout

### 10.5.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design, for example, increasing copper thickness, thermal vias, number of layers
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note ([Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs](#)), and ([Semiconductor and IC Package Thermal Metrics application report](#)).

The TPS62147, TPS62148 are designed for a maximum operating junction temperature ( $T_J$ ) of 125 °C. Therefore the maximum output power is limited by the power losses that can be dissipated over the actual

thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, TI recommends to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.3 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.6 用語集

##### テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS62147RGXR</a>	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	62147
TPS62147RGXR.A	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62147
TPS62147RGXR.B	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62147
<a href="#">TPS62147RGXT</a>	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	62147
TPS62147RGXT.A	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62147
TPS62147RGXT.B	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62147
<a href="#">TPS62148RGXR</a>	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	62148
TPS62148RGXR.A	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62148
TPS62148RGXR.B	Active	Production	VQFN-HR (RGX)   11	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62148
<a href="#">TPS62148RGXT</a>	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 125	62148
TPS62148RGXT.A	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62148
TPS62148RGXT.B	Active	Production	VQFN-HR (RGX)   11	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	62148

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


---

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62147RGXR	VQFN-HR	RGX	11	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62147RGXT	VQFN-HR	RGX	11	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62148RGXR	VQFN-HR	RGX	11	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62148RGXT	VQFN-HR	RGX	11	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62147RGXR	VQFN-HR	RGX	11	3000	341.0	182.0	80.0
TPS62147RGXT	VQFN-HR	RGX	11	250	341.0	182.0	80.0
TPS62148RGXR	VQFN-HR	RGX	11	3000	341.0	182.0	80.0
TPS62148RGXT	VQFN-HR	RGX	11	250	341.0	182.0	80.0


# PACKAGE OUTLINE

**RGX0011A**



**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



4221908/A 10/2015

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


RGX0011A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS

4221908/A 10/2015

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

**RGX0011A**

## VQFN - 1 mm max height

#### PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

FOR PADS 1-3  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:30X

4221908/A 10/2015

#### NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月