



## TPS6521825 NXP i.MX 8M Mini 向けパワー・マネージメント IC (PMIC)

### 1 特長

- スイッチング FET を内蔵した可変降圧型コンバータ  $\times 3$  (DCDC1、DCDC2、DCDC3):
  - DCDC1: デフォルト 0.85V で最大 1.8A
  - DCDC2: デフォルト 1.1V で最大 1.8A
  - DCDC3: デフォルト 3.3V で最大 1.8A
  - VIN 範囲: 2.7V~5.5V
  - 可変出力電圧範囲: 0.85V~1.675V (DCDC1 および DCDC2)
  - 可変出力電圧範囲: 0.9V~3.4V (DCDC3)
  - 軽負荷電流時のパワー・セーブ・モード
  - 100% デューティ・サイクル動作による最小のドロップアウト電圧
  - ディセーブル時のアクティブな出力放電
- スイッチング FET を内蔵した可変昇降圧コンバータ  $\times 1$  (DCDC4):
  - DCDC4: デフォルト 1.8V で最大 1.6A
  - VIN 範囲: 2.7V~5.5V
  - 可変出力電圧範囲: 1.175V~3.4V
  - ディセーブル時のアクティブな出力放電
- バッテリ・バックアップ・ドメイン用の低静止電流・高効率の降圧型コンバータ  $\times 2$  (DCDC5、DCDC6)
  - DCDC5: 1V 出力
  - DCDC6: 1.8V 出力
  - VIN 範囲: 2.2V~5.5V
  - システム電源またはコイン電池バックアップ・バッテリから供給
- 可変汎用 LDO (LDO1)
  - LDO1: デフォルト 1.8V で最大 400mA
  - VIN 範囲: 1.8V~5.5V
  - 可変出力電圧範囲: 0.9V~3.4V
  - ディセーブル時のアクティブな出力放電
- 350mA の電流制限付き低電圧負荷スイッチ (LS1)
  - VIN 範囲: 1.2V~3.6V
  - 1.35V 時のスイッチ・インピーダンス: 110mΩ (最大値)
- 電流制限を 100mA または 500mA に選択できる 5V 負荷スイッチ (LS2)
  - VIN 範囲: 3V~5.5V
  - 5V 時のスイッチ・インピーダンス: 500mΩ (最大値)
- 電流制限を 100mA または 500mA に選択できる高電圧負荷スイッチ (LS3)
  - VIN 範囲: 1.8V~10V
  - スイッチ・インピーダンス: 500mΩ (最大値)
- スーパーバイザ機能モニタを内蔵したスーパーバイザ
  - DCDC1、DCDC2  $\pm 4\%$  精度
  - DCDC3、DCDC4  $\pm 5\%$  精度

– LDO1  $\pm 5\%$  精度

- 保護、診断、制御:
  - 低電圧誤動作防止 (UVLO)
  - 常時オンのプッシュボタン・モニタ
  - 過熱警告とシャットダウン
  - バックアップ電源およびメイン電源用の個別のパワー・グッド出力
  - I<sup>2</sup>C インターフェイス (アドレスは 0x24) (400kHz 時の I<sup>2</sup>C の動作については、[タイミング要件](#)を参照)

### 2 アプリケーション

- グリッド・インフラ
- 家電製品
- ビル・セキュリティ・システム
- ヒューマン・マシン・インターフェイス (HMI)
- 産業用オートメーション
- 電子 POS (ePOS)

### 3 概要

TPS6521825 は、i.MX 8M Mini プロセッサと LP873347 デバイスをサポートするためのシングル・チップのパワー・マネージメント IC (PMIC) です。このデバイスは、-40°C~+105°C の温度範囲で動作することが特長で、各種の産業用アプリケーションに適しています。

#### 製品情報 <sup>(1)</sup>


部品番号	パッケージ	本体サイズ (公称)
TPS6521825	VQFN (48)	6.00mm × 6.00mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参考ください。

### 3.1 概略回路図



Copyright © 2019, Texas Instruments Incorporated

## Table of Contents

1 特長.....	1	8.4 Device Functional Modes.....	43
2 アプリケーション.....	1	8.5 Programming.....	45
3 概要.....	1	8.6 Register Maps.....	46
3.1 概略回路図.....	2	9 Application and Implementation.....	78
4 Revision History.....	3	9.1 Application Information.....	78
5 概要 (続き).....	4	9.2 Typical Application.....	80
6 Pin Configuration and Functions.....	5	10 Power Supply Recommendations.....	84
7 Specifications.....	7	11 Layout.....	84
7.1 Absolute Maximum Ratings.....	7	11.1 Layout Guidelines.....	84
7.2 ESD Ratings.....	7	11.2 Layout Example.....	84
7.3 Recommended Operating Conditions.....	8	12 Device and Documentation Support.....	86
7.4 Thermal Information.....	8	12.1 Documentation Support.....	86
7.5 Electrical Characteristics.....	9	12.2 Receiving Notification of Documentation Updates.....	86
7.6 Timing Requirements.....	18	12.3 サポート・リソース.....	86
7.7 Typical Characteristics.....	19	12.4 Trademarks.....	86
8 Detailed Description.....	20	12.5 静電気放電に関する注意事項.....	86
8.1 Overview.....	20	12.6 用語集.....	86
8.2 Functional Block Diagram.....	21	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description.....	22	Information.....	86

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (November 2019) to Revision A (February 2021)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• 「アプリケーション」セクションから医療用機器を削除.....	1

## 5 概要 (続き)

3つのヒステリシス降圧型コンバータは、プロセッサのコア、MPU、DDR<sub>x</sub> メモリへの給電用です。各コンバータのデフォルトの出力電圧は、I<sup>2</sup>C インターフェイスを介して調整可能です。DCDC1 および DCDC2 は動的電圧スケーリングにより、プロセッサのあらゆる動作点で電力を供給できます。また、DCDC1 および DCDC2 ではスルーレートをプログラミングできるため、プロセッサ・コンポーネントの保護に役立ちます。DCDC3 は、プロセッサがスリープ・モードの間も、DDR<sub>x</sub> メモリへの電力を維持するために給電され続けます。システム電源の停電またはディセーブル時には、バックアップ電源によりプロセッサのタンパ、RTC、または両方のドメイン用に 2 つの降圧型コンバータが提供されます。システム電源とコイン電池バッテリの両方を PMIC に接続した場合、コイン電池バッテリからは給電されません。個別のパワー・グッド信号がバックアップ・コンバータを監視します。バッテリ・バックアップ・モニタによって、コイン電池バッテリの電力レベルが明らかになります。

## 6 Pin Configuration and Functions

図 6-1 shows the 48-pin RSL Plastic Quad Flatpack No-Lead.




図 6-1. 48-Pin RSL VQFN With Exposed Thermal Pad (Top View, 6 mm × 6 mm × 1 mm With 0.4-mm Pitch)

表 6-1. Pin Functions

PIN NO.	NAME	TYPE	DESCRIPTION
1	IN_DCDC1	P	Input supply pin for DCDC1.
2	SDA	I/O	Data line for the I <sup>2</sup> C interface. Connect to pullup resistor.
3	SCL	I	Clock input for the I <sup>2</sup> C interface. Connect to pullup resistor.
4	LDO1	O	Output voltage pin for LDO1. Connect to capacitor.
5	IN_LDO1	P	Input supply pin for LDO1.
6	IN_LS3	P	Input supply pin for load switch 3.
7	LS3	O	Output voltage pin for load switch 3. Connect to capacitor.
8	PGOOD	O	Power-good output (configured as open drain). Pulled low when either DCDC1-4 or LDO1 are out of regulation. Load switches and DCDC5-6 do not affect PGOOD pin.
9	AC_DET	I	AC monitor input and enable for DCDC1-4, LDO1 and load switches. See <a href="#">セクション 8.4.1</a> for details. Tie pin to IN_BIAS if not used.
10	nPFO	O	Power-fail comparator output, deglitched (open drain). Pin is pulled low when PFI input is below power-fail threshold.
11	GPIO1	I/O	Pin configured as DDR reset-input (driving GPO2) or as general-purpose, open-drain output. See <a href="#">セクション 8.3.1.14</a> for more information.
12	IN_DCDC4	P	Input supply pin for DCDC4.
13	L4A	P	Switch pin for DCDC4. Connect to inductor.
14	L4B	P	Switch pin for DCDC4. Connect to inductor.
15	DCDC4	P	Output voltage pin for DCDC4. Connect to capacitor.
16	PFI	I	Power-fail comparator input. Connect to resistor divider.
17	DC34_SEL	I	Power-up default selection pin for DCDC3 or DCDC4. Power-up default is programmed by a resistor connected to ground. See <a href="#">セクション 8.3.1.13</a> for resistor options.

**表 6-1. Pin Functions (continued)**

PIN		TYPE	DESCRIPTION
NO.	NAME		
18	IN_nCC	O	Output pin indicates if DCDC5 and DCDC6 are powered from main supply (IN_BU) or coin-cell battery (CC). Pin is push-pull output. Pulled low when PMIC is powered from coin cell battery. Pulled high when PMIC is powered from main supply (IN_BU).
19	PGOOD_BU	O	Power-good, push-pull output for DCDC5 and DCDC6. Pulled low when either DCDC5 or DCDC6 is out of regulation. Pulled high (to DCDC6 output voltage) when both rails are in regulation.
20	L5	P	Switch pin for DCDC5. Connect to inductor.
21	FB5	I	Feedback voltage pin for DCDC5. Connect to output capacitor.
22	FB6	I	Feedback voltage pin for DCDC6. Connect to output capacitor.
23	L6	P	Switch pin for DCDC6. Connect to inductor.
24	SYS_BU	P	System voltage pin for battery-backup supply power path. Connect to 1- $\mu$ F capacitor. Connecting any external load to this pin is not recommended.
25	CC	P	Coin cell battery input. Serves as the supply to DCDC5 and DCDC6 if no voltage is applied to IN_BU. Tie this pin to ground if it is not in use.
26	GPIO3	I/O	Pin can be configured as warm reset (negative edge) for DCDC1 and DCDC2 or as a general-purpose, open-drain output. See <a href="#">セクション 8.3.1.14</a> for more details.
27	IN_BU	P	Default input supply pin for battery backup supplies (DCDC5 and DCDC6).
28	N/C	—	No connect. Leave pin floating.
29	N/C	—	
30	LS1	O	Output voltage pin for load switch 1. Connect to capacitor.
31	IN_LS1	P	Input supply pin for load switch 1.
32	IN_LS2	P	Input supply pin for load switch 2.
33	LS2	O	Output voltage pin for load switch 2. Connect to capacitor.
34	GPO2	O	Pin configured as DDR reset signal (controlled by GPIO1) or as general-purpose output. Buffer can be configured as push-pull or open-drain.
35	INT_LDO	P	Internal bias voltage. Connect to a 1- $\mu$ F capacitor. TI does not recommended connecting any external load to this pin.
36	IN_BIAS	P	Input supply pin for reference system.
37	IN_DCDC3	P	Input supply pin for DCDC3.
38	L3	P	Switch pin for DCDC3. Connect to inductor.
39	FB3	I	Feedback voltage pin for DCDC3. Connect to output capacitor.
40	nWAKEUP	O	Signal to SOC to indicate a power on event (active low, open-drain output).
41	FB2	I	Feedback voltage pin for DCDC2. Connect to output capacitor.
42	L2	P	Switch pin for DCDC2. Connect to inductor.
43	IN_DCDC2	P	Input supply pin for DCDC2.
44	PB	I	Push-button monitor input. Typically connected to a momentary switch to ground (active low). See <a href="#">セクション 8.4.1</a> for details.
45	nINT	O	Interrupt output (active low, open drain). Pin is pulled low if an interrupt bit is set. The pin returns to Hi-Z state after the bit causing the interrupt has been read. Interrupts can be masked.
46	PWR_EN	I	Power enable input for DCDC1-4, LDO1 and load switches. See <a href="#">セクション 8.4.1</a> for details.
47	FB1	I	Feedback voltage pin for DCDC1. Connect to output capacitor.
48	L1	P	Switch pin for DCDC1. Connect to inductor.
—	Thermal Pad	P	Power ground and thermal relief. Connect to ground plane.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Operating under free-air temperature range (unless otherwise noted).<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	IN_BIAS, IN_LDO1, IN_LS2, IN_DCDC1, IN_DCDC2, IN_DCDC3, IN_DCDC4	-0.3	7	V
	IN_LS1, CC	-0.3	3.6	
	IN_LS3	-0.3	11.2	
	IN_BU	-0.3	5.8	
Output voltage	All pins unless specified separately	-0.3	7	V
Source or sink current	GPO2		6	mA
	PGOOD_BU, IN_nCC		1	
Sink current	PGOOD, nWAKEUP, nINT, nPFO, SDA, GPIO1, GPIO3		6	mA
T <sub>A</sub>	Operating ambient temperature	-40	105	°C
T <sub>J</sub>	Junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
Supply voltage, IN_BIAS		2.7		5.5	V
Input voltage for DCDC1, DCDC2, DCDC3, and DCDC4		2.7		5.5	V
Supply voltage, IN_BU		2.2		5.5	V
Supply voltage, CC		2.2		3.3	V
Input voltage for LDO1		1.8		5.5	V
Input voltage for LS1		1.2		3.6	V
Input voltage for LS2		3		5.5	V
Input voltage for LS3		1.8		10	V
Output voltage for DCDC1		0.85		1.675	V
Output voltage for DCDC2		0.85		1.675	V
Output voltage for DCDC3		0.9		3.4	V
Output voltage for DCDC4		1.175		3.4	V
Output voltage for DCDC5			1		V
Output voltage for DCDC6			1.8		V
Output voltage for LDO1		0.9		3.4	V
Output current for DCDC1, DCDC2, and DCDC3		0		1.8	A
Output current for DCDC4	VIN_DCDC4 = 2.8 V			1	
	VIN_DCDC4 = 3.6 V			1.3	A
	VIN_DCDC4 = 5 V			1.6	
Output current for DCDC5 and DCDC6		0		25	mA
Output current for LDO1		0		400	mA
Output current for LS1		0		300	mA
Output current for LS2		0		920	mA
Output current for LS3	VIN_LS3 > 2.3 V	0		900	
	VIN_LS3 ≤ 2.3 V	0		475	mA

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS6521825	UNIT
		RSL (VQFN)	
		48 PINS	
R <sub>θJC</sub> (top)	Junction-to-case (top)	17.2	°C/W
R <sub>θJB</sub>	Junction-to-board	5.8	°C/W
R <sub>θJA</sub>	Thermal resistance, junction-to-ambient. JEDEC 4-layer, high-K board.	30.6	°C/W
Ψ <sub>JT</sub>	Junction-to-package top	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board	5.6	°C/W
R <sub>θJC</sub> (bot)	Junction-to-case (bottom)	1.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT VOLTAGE AND CURRENTS</b>					
V <sub>IN_BIAS</sub>	Input supply voltage range	Normal operation	2.7	5.5	V
		EEPROM programming	4.5	5.5	
	Deglitch time		5		ms
I <sub>OFF</sub>	OFF state current, total current into IN_BIAS, IN_DCDCx, IN_LDO1, IN_LS	V <sub>IN</sub> = 3.6 V; All rails disabled. T <sub>J</sub> = 0°C to 85°C		5	μA
I <sub>SUSPEND</sub>	SUSPEND current, total current into IN_BIAS, IN_DCDCx, IN_LDO1, IN_LS	V <sub>IN</sub> = 3.6 V; DCDC3 enabled, low-power mode, no load. All other rails disabled. T <sub>J</sub> = 0°C to 105°C		220	μA
<b>SYS_BU</b>					
V <sub>SYS_BU</sub>	SYS_BU voltage range	Powered from V <sub>IN_BU</sub> or V <sub>CC</sub>	2.2	5.5	V
C <sub>SYS_BU</sub>	Recommended SYS_BU capacitor	Ceramic, X5R or X7R, see <a href="#">表 9-3</a> .		1	μF
	Tolerance	Ceramic, X5R or X7R, rated voltage ≥ 6.3 V	-20%	20%	
<b>INT_LDO</b>					
V <sub>INT_LDO</sub>	Output voltage		2.5		V
	DC accuracy	I <sub>OUT</sub> < 10 mA	-2%	2%	
I <sub>OUT</sub>	Output current range	Maximum allowable external load	0	10	mA
I <sub>LIMIT</sub>	Short circuit current limit	Output shorted to GND		23	mA
t <sub>HOLD</sub>	Hold-up time	Measured from V <sub>INT_LDO</sub> = 0 to V <sub>INT_LDO</sub> = 1.8 V All rails enabled before power off, IN_BIAS tied to IN_DCDC1-4, IN_LDO1 V <sub>IN_BIAS</sub> = 2.8 V to 0 V in < 5 μs No external load on INT_LDO C <sub>INT_LDO</sub> = 1 μF, see <a href="#">表 9-3</a> .		150	ms
C <sub>OUT</sub>	Nominal output capacitor value	Ceramic, X5R or X7R, see <a href="#">表 9-3</a> .	0.1	1	22
	Tolerance	Ceramic, X5R or X7R, rated voltage ≥ 6.3 V	-20%	20%	
<b>DCDC1 (1.1-V BUCK)</b>					
V <sub>IN_DCDC1</sub>	Input voltage range	V <sub>IN_BIAS</sub> > V <sub>UVLO</sub>		5.5	V
V <sub>DCDC1</sub>	Output voltage range	Adjustable through I <sup>2</sup> C	0.85	1.675	V
	DC accuracy	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V; 0 A ≤ I <sub>OUT</sub> ≤ 1.8 A	-2%	2%	
I <sub>OUT</sub>	Continuous output current	V <sub>IN_DCDC1</sub> > 2.7 V		1.8	A
I <sub>Q</sub>	Quiescent current	Total current from I <sub>N_DCDC1</sub> pin; Device not switching, no load	25	50	μA
R <sub>DS(ON)</sub>	High-side FET on resistance	V <sub>IN_DCDC1</sub> = 3.6 V	230	355	mΩ
	Low-side FET on resistance	V <sub>IN_DCDC1</sub> = 3.6 V	90	145	
I <sub>LIMIT</sub>	High-side current limit	V <sub>IN_DCDC1</sub> = 3.6 V	2.8		A
	Low-side current limit	V <sub>IN_DCDC1</sub> = 3.6 V	3.1		

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
$V_{PG}$	Power-good threshold	$V_{OUT}$ falling	STRICT = 0b	88.5%	90%	91.5%			
			STRICT = 1b	96%	96.5%	97%			
	Hysteresis	$V_{OUT}$ rising	STRICT = 0b	3.8%	4.1%	4.4%			
			STRICT = 1b	0.25%					
	Deglitch	$V_{OUT}$ falling	STRICT = 0b	1					
			STRICT = 1b	50					
		$V_{OUT}$ rising	STRICT = 0b	10					
			STRICT = 1b	10					
	Time-out			5					
$V_{OV}$	Ovvoltage detection threshold	$V_{OUT}$ rising, STRICT = 1b			103%	103.5%			
	Hysteresis	$V_{OUT}$ falling, STRICT = 1b			0.25%				
	Deglitch	$V_{OUT}$ rising, STRICT = 1b			50				
$I_{INRUSH}$	Inrush current	$V_{IN\_DCDC1} = 3.6$ V; $C_{OUT} = 10$ $\mu$ F to 100 $\mu$ F			500				
$R_{DIS}$	Discharge resistor			150	250	350			
$L$	Nominal inductor value	See 表 9-2.			1	1.5			
	Tolerance			2.2 $\mu$ H					
$C_{OUT}$	Output capacitance value	Ceramic, X5R or X7R, see 表 9-3.			10	22			
<b>DCDC2 (1.1-V BUCK)</b>									
$V_{IN\_DCDC2}$	Input voltage range	$V_{IN\_BIAS} > V_{UVLO}$			2.7	5.5			
$V_{DCDC2}$	Output voltage range	Adjustable through $I^2C$			0.85	1.675			
	DC accuracy	$2.7$ V $\leq V_{IN} \leq 5.5$ V; $0$ A $\leq I_{OUT} \leq 1.8$ A			-2%	2%			
$I_{OUT}$	Continuous output current	$V_{IN\_DCDC2} > 2.7$ V			1.8				
$I_Q$	Quiescent current	Total current from $I_{IN\_DCDC2}$ pin; device not switching, no load			25	50			
$R_{DS(ON)}$	High-side FET on resistance	$V_{IN\_DCDC2} = 3.6$ V			230	355			
	Low-side FET on resistance	$V_{IN\_DCDC2} = 3.6$ V			90	145			
$I_{LIMIT}$	High-side current limit	$V_{IN\_DCDC2} = 3.6$ V			2.8				
	Low-side current limit	$V_{IN\_DCDC2} = 3.6$ V			3.1				
$V_{PG}$	Power-good threshold	$V_{OUT}$ falling	STRICT = 0b	88.5%	90%	91.5%			
			STRICT = 1b	96%	96.5%	97%			
	Hysteresis	$V_{OUT}$ rising	STRICT = 0b	3.8%	4.1%	4.4%			
			STRICT = 1b	0.25%					
	Deglitch	$V_{OUT}$ falling	STRICT = 0b	1					
			STRICT = 1b	50					
		$V_{OUT}$ rising	STRICT = 0b	10					
			STRICT = 1b	10					
	Time-out	Occurs at enable of DCDC2 and after DCDC2 register write (register 0x17).			5				
$V_{OV}$	Ovvoltage detection threshold	$V_{OUT}$ rising, STRICT = 1b			103%	103.5%			
	Hysteresis	$V_{OUT}$ falling, STRICT = 1b			0.25%				
	Deglitch	$V_{OUT}$ rising, STRICT = 1b			50				
$I_{INRUSH}$	Inrush current	$V_{IN\_DCDC2} = 3.6$ V; $C_{OUT} = 10$ $\mu$ F to 100 $\mu$ F			500				
$R_{DIS}$	Discharge resistor			150	250	350			
$L$	Nominal inductor value	See 表 9-2.			1	1.5			
	Tolerance			2.2 $\mu$ H					
-30%									
30%									

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>OUT</sub>	Output capacitance value	Ceramic, X5R or X7R, see <a href="#">表 9-3</a> .		10	22	100 <sup>(8)</sup> $\mu$ F
<b>DCDC3 (1.2-V BUCK)</b>						
V <sub>IN_DCDC3</sub>	Input voltage range	V <sub>IN_BIAS</sub> > V <sub>UVLO</sub>		2.7	5.5	V
V <sub>DCDC3</sub>	Output voltage range	Adjustable through I <sup>2</sup> C		0.9	3.4	V
	DC accuracy	2.7 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V; 0 A $\leq$ I <sub>OUT</sub> $\leq$ 1.8 A, V <sub>IN_DCDC3</sub> $\geq$ (V <sub>DCDC3</sub> + 700 mV)		-2%	2%	
I <sub>OUT</sub>	Continuous output current	V <sub>IN_DCDC3</sub> > 2.7 V			1.8	A
I <sub>Q</sub>	Quiescent current	Total current from IN_DCDC3 pin; Device not switching, no load		25	50	$\mu$ A
R <sub>DS(ON)</sub>	High-side FET on resistance	V <sub>IN_DCDC3</sub> = 3.6 V		230	345	$\text{m}\Omega$
	Low-side FET on resistance	V <sub>IN_DCDC3</sub> = 3.6 V		100	150	
I <sub>LIMIT</sub>	High-side current limit	V <sub>IN_DCDC3</sub> = 3.6 V		2.8		A
	Low-side current limit	V <sub>IN_DCDC3</sub> = 3.6 V		3		
V <sub>PG</sub>	Power-good threshold	V <sub>OUT</sub> falling	STRICT = 0b	88.5%	90%	91.5%
			STRICT = 1b	95%	95.5%	96%
	Hysteresis	V <sub>OUT</sub> rising	STRICT = 0b	3.8%	4.1%	4.4%
			STRICT = 1b	0.25%		
	Deglitch	V <sub>OUT</sub> falling	STRICT = 0b	1		ms
			STRICT = 1b	50		$\mu$ s
		V <sub>OUT</sub> rising	STRICT = 0b	10		$\mu$ s
			STRICT = 1b	10		$\mu$ s
	Time-out	Occurs at enable of DCDC3 and after DCDC3 register write (register 0x18).		5		ms
V <sub>OV</sub>	Overvoltage detection threshold	V <sub>OUT</sub> rising, STRICT = 1b		104%	104.5%	105%
	Hysteresis	V <sub>OUT</sub> falling, STRICT = 1b		0.25%		
	Deglitch	V <sub>OUT</sub> rising, STRICT = 1b		50		$\mu$ s
I <sub>INRUSH</sub>	Inrush current	V <sub>IN_DCDC3</sub> = 3.6 V; C <sub>OUT</sub> = 10 $\mu$ F to 100 $\mu$ F			500	mA
R <sub>DIS</sub>	Discharge resistor		150	250	350	$\Omega$
L	Nominal inductor value	See <a href="#">表 9-2</a> .		1.0	1.5	2.2 $\mu$ H
	Tolerance			-30%	30%	
C <sub>OUT</sub>	Output capacitance value	Ceramic, X5R or X7R, see <a href="#">表 9-3</a> .		10	22	100 $\mu$ F
<b>DCDC4 (3.3-V BUCK-BOOST) / ANALOG AND I/O</b>						
Output voltage ripple		PFM mode enabled; 4.2 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V; 0 A $\leq$ I <sub>OUT</sub> $\leq$ 1.6 A V <sub>OUT</sub> = 3.3 V			150	mV <sub>pp</sub>
Minimum duty cycle in step-down mode					18%	
I <sub>OUT</sub>	Continuous output current	V <sub>IN_DCDC4</sub> = 2.8 V, V <sub>OUT</sub> = 3.3 V			1	A
		V <sub>IN_DCDC4</sub> = 3.6 V, V <sub>OUT</sub> = 3.3 V			1.3	
		V <sub>IN_DCDC4</sub> = 5 V, V <sub>OUT</sub> = 3.3 V			1.6	
I <sub>Q</sub>	Quiescent current	Total current from IN_DCDC4 pin; Device not switching, no load.		25	50	$\mu$ A
f <sub>sw</sub>	Switching frequency			2400		kHz

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{DS(ON)}$	High-side FET on resistance	$V_{IN\_DCDC3} = 3.6\text{ V}$	IN_DCDC4 to L4A	166		$\text{m}\Omega$
			L4B to DCDC4	149		
$I_{LIMIT}$	Low-side FET on resistance	$V_{IN\_DCDC3} = 3.6\text{ V}$	L4A to GND	142	190	$\text{m}\Omega$
			L4B to GND	144	190	
$I_{LIMIT}$	Average switch current limit	$V_{IN\_DCDC4} = 3.6\text{ V}$		3000		$\text{mA}$
$V_{PG}$	Power-good threshold	$V_{OUT}$ falling	STRICT = 0b	88.5%	90%	91.5%
			STRICT = 1b	95%	95.5%	96%
	Hysteresis	$V_{OUT}$ rising	STRICT = 0b	3.8%	4.1%	4.4%
			STRICT = 1b		0.25%	
	Deglitch	$V_{OUT}$ falling	STRICT = 0b		1	$\text{ms}$
			STRICT = 1b		50	$\mu\text{s}$
		$V_{OUT}$ rising	STRICT = 0b		10	$\mu\text{s}$
			STRICT = 1b		10	$\mu\text{s}$
	Time-out	Occurs at enable of DCDC4 and after DCDC4 register write (register 0x19)		5		$\text{ms}$
$V_{OV}$	Overvoltage detection threshold	$V_{OUT}$ rising, STRICT = 1b	104%	104.5%	105%	
	Hysteresis	$V_{OUT}$ falling, STRICT = 1b		0.25%		
	Deglitch	$V_{OUT}$ rising, STRICT = 1b		50		$\mu\text{s}$
$I_{INRUSH}$	Inrush current	$V_{IN\_DCDC4} = 3.3\text{ V} \leq V_{INDCDC4} \leq 5.5\text{ V}; 40\text{ }\mu\text{F} \leq C_{OUT} \leq 100\text{ }\mu\text{F}$		500		$\text{mA}$
$R_{DIS}$	Discharge resistor		150	250	350	$\Omega$
$L$	Nominal inductor value	See <a href="#">表 9-2</a> .	1.2	1.5	2.2	$\mu\text{H}$
	Tolerance		-30%		30%	
$C_{OUT}$	Output capacitance value	Ceramic, X5R or X7R, see <a href="#">表 9-3</a> .	40	80	100	$\mu\text{F}$
<b>DCDC5 and DCDC6 POWER PATH</b>						
$V_{CC}$	DCDC5 and DCDC6 input voltage range.	$V_{IN\_BU} = 0\text{ V}$	2.2	3.3		$\text{V}$
$V_{IN\_BU}$	DCDC5 and DCDC6 input voltage range <sup>(1)</sup>		2.2	5.5		$\text{V}$
$t_{RISE}$	$V_{CC}, V_{IN\_BU}$ rise time	$V_{CC} = 0\text{ V}$ to $3.3\text{ V}$ , $V_{IN\_BU} = 0\text{ V}$ to $5.5\text{ V}$	30			$\mu\text{s}$
$R_{DS(ON)}$	Power path switch impedance	CC to SYS_BU $V_{CC} = 2.4\text{ V}$ , $V_{IN\_BU} = 0\text{ V}$		14.5		$\Omega$
	Power path switch impedance	IN_BU to SYS_BU $V_{IN\_BU} = 3.6\text{ V}$		10.5		
$I_{LEAK}$	Forward leakage current	Into CC pin; $V_{CC} = 3.3\text{ V}$ , $V_{IN\_BU} = 0\text{ V}$ ; OFF state; FSEAL = 0b; over full temperature range		50	300	$\text{nA}$
	Reverse leakage current	Out of CC pin; $V_{CC} = 1.5\text{ V}$ ; $V_{IN\_BU} = 5.5\text{ V}$ ; over full temperature range			500	
$R_{CC}$	Acceptable CC source impedance	$I_{OUT, DCDC5} < 10\text{ }\mu\text{A}$ ; $I_{OUT, DCDC6} < 10\text{ }\mu\text{A}$		1000		$\Omega$
$IQ$	Quiescent current	Average current into CC pin; RECOVERY or OFF state; $V_{IN\_BU} = 0\text{ V}$ ; $V_{CC} = 2.4\text{ V}$ ; DCDC5 and DCDC6 enabled, no load $T_J = 25^\circ\text{C}$		350		$\text{nA}$
$Q_{INRUSH}$	Inrush charge	$V_{IN\_BIAS}$ = decaying; CC = $3\text{ V}$ ; $C_{SYS\_BU} = 1\text{ }\mu\text{F}$ ; $SY\bar{S}\text{\_BU} = 2.3\text{ V}$ to $3\text{ V}$ ; $CC_{series\_resist} = 10\text{ }\Omega$ $C_{CC} = 4.7\text{ }\mu\text{F}$		720		$\text{nC}$

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DCDC5 (1-V BATTERY BACKUP SUPPLY)</b>						
$V_{DCDC5}$	Output voltage		1			V
	DC accuracy	2.7 V $\leq V_{IN\_BU} \leq$ 5.5 V; 1.5 $\mu$ A $\leq I_{OUT} \leq$ 25 mA $-40^{\circ}C \leq T_A < 0^{\circ}C$	-2.5%		2.5%	
		2.7 V $\leq V_{IN\_BU} \leq$ 5.5 V 1.5 $\mu$ A $\leq I_{OUT} \leq$ 25 mA $0^{\circ}C \leq T_A < 105^{\circ}C$	-2%		2%	
		2.2 V $\leq V_{CC} \leq$ 3.3 V; $V_{IN\_BU} = 0$ ; 1.5 $\mu$ A $\leq I_{OUT} \leq$ 100 $\mu$ A	-2.5%		2.5%	
$I_{OUT}$	Output voltage ripple	$L = 10 \mu$ H; $C_{OUT} = 22 \mu$ F; 100- $\mu$ A load, occurs during band-gap sampling		32 <sup>(9)</sup>		mV <sub>pp</sub>
	Continuous output current		10	100		$\mu$ A
		2.7 V $\leq V_{IN\_BU} \leq$ 5.5 V		25		mA
$R_{DS(ON)}$	High-side FET on resistance	$V_{IN\_BU} = 2.8$ V		2.5	3.5	
	Low-side FET on resistance	$V_{IN\_BU} = 2.8$ V		2	3	
$I_{LIMIT}$	High-side current limit	$V_{IN\_BU} = 2.8$ V		50		mA
$V_{PG}$	Power-good threshold	$V_{OUT}$ falling	79%	85%	91%	
	Hysteresis	$V_{OUT}$ rising		6%		
$L$	Nominal inductor value	Chip inductor, see 表 9-3.	4.7	10	22	$\mu$ H
	Tolerance		-30%		30%	
$C_{OUT}$	Output capacitance value	Ceramic, X5R or X7R, see 表 9-3.	20 <sup>(10)</sup>		47	$\mu$ F
	Tolerance		-20%		20%	
<b>DCDC6 (1.8-V BATTERY BACKUP SUPPLY)</b>						
$V_{DCDC6}$	Output voltage		1.8			V
$V_{DCDC6}$	Output voltage ripple	$L = 10 \mu$ H; $C_{OUT} = 22 \mu$ F; 100- $\mu$ A load		30 <sup>(9)</sup>		mV <sub>pp</sub>
$I_{OUT}$	Continuous output current		10	100		$\mu$ A
		2.2 V $\leq V_{CC} \leq$ 3.3 V $V_{IN\_BU} = 0$ V		25		mA
		2.7 V $\leq V_{IN\_BU} \leq$ 5.5 V		25		mA
$R_{DS(ON)}$	High-side FET on resistance	$V_{IN\_BU} = 3$ V		2.5	3.5	
	Low-side FET on resistance	$V_{IN\_BU} = 3$ V		2	3	
$I_{LIMIT}$	High-side current limit	$V_{IN\_BU} = 3$ V		50		mA
$V_{PG}$	Power-good threshold	$V_{OUT}$ falling	87%	91%	95%	
	Hysteresis	$V_{OUT}$ rising		3%		
$L$	Nominal inductor value	Chip inductor, see 表 9-3	4.7	10	22	$\mu$ H
	Tolerance		-30%		30%	
$C_{OUT}$	Output capacitance value	Ceramic, X5R or X7R, see 表 9-3	20 <sup>(10)</sup>		47	$\mu$ F
	Tolerance		-20%		20%	

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LDO1 (1.8-V LDO)</b>						
V <sub>IN_LDO1</sub>	Input voltage range	V <sub>IN_BIAS</sub> > V <sub>UVLO</sub>	1.8	5.5	5.5	V
I <sub>Q</sub>	Quiescent current	No load		35	35	µA
V <sub>OUT</sub>	Output voltage range	Adjustable through I <sup>2</sup> C	0.9	3.4	3.4	V
	DC accuracy	V <sub>OUT</sub> + 0.2 V ≤ V <sub>IN</sub> ≤ 5.5 V; 0 A ≤ I <sub>OUT</sub> ≤ 200 mA	-2%	2%	2%	
I <sub>OUT</sub>	Output current range	V <sub>IN_LDO1</sub> - V <sub>DO</sub> = V <sub>OUT</sub>	0	200	200	mA
		V <sub>IN_LDO1</sub> > 2.7 V, V <sub>OUT</sub> = 1.8 V	0	400	400	
I <sub>LIMIT</sub>	Short circuit current limit	Output shorted to GND	445	550	550	mA
V <sub>DO</sub>	Dropout voltage	I <sub>OUT</sub> = 100 mA, V <sub>IN</sub> = 3.6 V		200	200	mV
V <sub>PG</sub>	Power-good threshold	V <sub>OUT</sub> falling	STRICT = 0b	86%	90%	94%
			STRICT = 1b	95%	95.5%	96%
		Hysteresis, V <sub>OUT</sub> rising	STRICT = 0b	3%	4%	5%
			STRICT = 1b		0.25%	
	Deglitch	V <sub>OUT</sub> falling	STRICT = 0b		1	ms
			STRICT = 1b		50	µs
		V <sub>OUT</sub> rising	STRICT = 0b		10	µs
			STRICT = 1b		10	µs
V <sub>OV</sub>	Time-out	Occurs at enable of LDO and after LDO register write (register 0x1B)		5	5	ms
	Overvoltage detection threshold	V <sub>OUT</sub> rising, STRICT = 1b	104%	104.5%	105%	
	Hysteresis	V <sub>OUT</sub> falling, STRICT = 1b		0.25%	0.25%	
	Deglitch	V <sub>OUT</sub> rising, STRICT = 1b		50	50	µs
		V <sub>OUT</sub> falling, STRICT = 1b		1	1	ms
R <sub>DIS</sub>	Discharge resistor		150	250	380	Ω
C <sub>OUT</sub>	Output capacitance value	Ceramic, X5R or X7R		22	100	µF
<b>LOAD SWITCH 1 (LS1)</b>						
V <sub>IN_LS1</sub>	Input voltage range	V <sub>IN_BIAS</sub> > V <sub>UVLO</sub>	1.2	3.6	3.6	V
R <sub>DS(ON)</sub>	Static on resistance	V <sub>IN_LS1</sub> = 3.3 V, I <sub>OUT</sub> = 300 mA, over full temperature range			110	mΩ
		V <sub>IN_LS1</sub> = 1.8 V, I <sub>OUT</sub> = 300 mA, DDR2, LPDDR, MDDR at 266 MHz over full temperature range			110	
		V <sub>IN_LS1</sub> = 1.5 V, I <sub>OUT</sub> = 300 mA, DDR3 at 333 MHz over full temperature range			110	
		V <sub>IN_LS1</sub> = 1.35 V, I <sub>OUT</sub> = 300 mA, DDR3L at 333 MHz over full temperature range			110	
		V <sub>IN_LS1</sub> = 1.2 V, I <sub>OUT</sub> = 200 mA, LPDDR2 at 333 MHz over full temperature range			150	
I <sub>LIMIT</sub>	Short circuit current limit	Output shorted to GND	350	350	350	mA
t <sub>BLANK</sub>	Interrupt blanking time	Output shorted to GND until interrupt is triggered.		15	15	ms
R <sub>DIS</sub>	Internal discharge resistor at output <sup>(2)</sup>	LS1DCHRG = 1	150	250	380	Ω
T <sub>TOTS</sub>	Overtemperature shutdown <sup>(3)</sup>		125	132	139	°C
	Hysteresis			10	10	
C <sub>OUT</sub>	Nominal output capacitance value	Ceramic, X5R or X7R, see <a href="#">Table 9-3</a> .	10	100	100	µF

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LOAD SWITCH 2 (LS2)</b>						
$V_{IN\_LS2}$	Input voltage range	$V_{IN\_BIAS} > V_{UVLO}$	3	5.5	5.5	V
$V_{UVLO}$	Undervoltage lockout	Measured at IN_LS2. Supply falling <sup>(4)</sup>	2.48	2.6	2.7	V
	Hysteresis	Input voltage rising		170		mV
$R_{DS(ON)}$	Static on resistance	$V_{IN\_LS2} = 5$ V, $I_{OUT} = 500$ mA, over full temperature range		500		$m\Omega$
$I_{LIMIT}$	Short circuit current limit	Output shorted to GND; $V_{IN\_LS2} \geq 4$ V	LS2ILIM[1:0] = 00b	94	126	mA
			LS2ILIM[1:0] = 01b	188	251	
			LS2ILIM[1:0] = 10b	465	631	
			LS2ILIM[1:0] = 11b	922	1290	
$I_{LEAK}$	Reverse leakage current	$V_{LS2} > V_{IN\_LS2} + 1$ V		12	30	$\mu A$
$t_{BLANK}$	Interrupt blanking time	Output shorted to GND until interrupt is triggered		15		ms
$R_{DIS}$	Internal discharge resistor at output <sup>(2)</sup>	$LS2DCHRG = 1$ b	150	250	380	$\Omega$
$T_{OTS}$	Overtemperature shutdown <sup>(4)</sup>		125	132	139	$^{\circ}C$
	Hysteresis			10		
$C_{OUT}$	Nominal output capacitance value	Ceramic, X5R or X7R, see 表 9-3.	1	100	100	$\mu F$
<b>LOAD SWITCH 3 (LS3)</b>						
$V_{IN\_LS3}$	Input voltage range	$V_{IN\_BIAS} > V_{UVLO}$	1.8	10	10	V
$R_{DS(ON)}$	Static on resistance	$V_{IN\_LS3} = 9$ V, $I_{OUT} = 500$ mA, over full temperature range			440	m $\Omega$
					526	
					656	
					910	
$I_{LIMIT}$	Short circuit current limit	$V_{IN\_LS3} > 2.3$ V, Output shorted to GND	LS3ILIM[1:0] = 00b	98	126	mA
			LS3ILIM[1:0] = 01b	194	253	
			LS3ILIM[1:0] = 10b	475	738	
			LS3ILIM[1:0] = 11b	900	1234	
		$V_{IN\_LS3} \leq 2.3$ V, Output shorted to GND	LS3ILIM[1:0] = 00b	98	126	
			LS3ILIM[1:0] = 01b	194	253	
			LS3ILIM[1:0] = 10b	475	738	
$t_{BLANK}$	Interrupt blanking time	Output shorted to GND until interrupt is triggered.		15		ms
$R_{DIS}$	Internal discharge resistor at output <sup>(2)</sup>	$LS3DCHRG = 1$	650	1000	1500	$\Omega$
$T_{OTS}$	Overtemperature shutdown <sup>(4)</sup>		125	132	139	$^{\circ}C$
	Hysteresis			10		$^{\circ}C$
$C_{OUT}$	Nominal output capacitance value	Ceramic, X5R or X7R, see 表 9-3.	1	100	220	$\mu F$
<b>BACKUP BATTERY MONITOR</b>						
$V_{TH}$	Comparator threshold	Ideal level		3	3	V
		Good level		2.6	2.6	V
		Low level		2.3	2.3	V
		Accuracy	-3%	3%	3%	

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$R_{LOAD}$	Load impedance	Applied from CC to GND during comparison.	70	100	130	$k\Omega$	
$t_{DLY}$	Measurement delay	$R_{LOAD}$ is connected during delay time. Measurement is taken at the end of delay.		600		ms	
<b>I/O LEVELS AND TIMING CHARACTERISTICS</b>							
$PG_{DLY}$	PGOOD delay time	PGDLY[1:0] = 00b		10		ms	
		PGDLY[1:0] = 01b		20			
		PGDLY[1:0] = 10b		50			
		PGDLY[1:0] = 11b		150			
$t_{DG}$	Deglitch time	PB input	Rising edge	100		ms	
			Falling edge	50		ms	
		AC_DET input	Rising edge	100		$\mu s$	
			Falling edge	10		ms	
		PWR_EN input	Rising edge	10		ms	
			Falling edge	100		$\mu s$	
		GPIO1	Rising edge	1		ms	
			Falling edge	1		ms	
		GPIO3	Rising edge	5		$\mu s$	
			Falling edge	5		$\mu s$	
$t_{RESET}$	Reset time	PB input held low	TRST = 0b	8		s	
			TRST = 1b	15			
$V_{IH}$	High level input voltage	SCL, SDA, GPIO1, and GPIO3		1.3		V	
		AC_DET, PB		0.66 $\times$ IN_BIAS			
		PWR_EN		1.3			
$V_{IL}$	Low level input voltage	SCL, SDA, PWR_EN, AC_DET, PB, GPIO1, and GPIO3		0	0.4	V	
$V_{OH}$	High level output voltage	GPO2; $I_{SOURCE} = 5\text{ mA}$ ; GPO2_BU = 1		$V_{IN\_LS1} - 0.3$	$V_{IN\_LS1}$	V	
		PGOOD_BU; $I_{SOURCE} = 100\text{ }\mu\text{A}$		$V_{DCDC6} - 10\text{ mV}$			
$V_{OL}$	Low level output voltage	nWAKEUP, nINT, SDA, PGOOD, GPIO1, GPO2, and GPIO3; $I_{SINK} = 2\text{ mA}$		0	0.3	V	
		nPFO; $I_{SINK} = 2\text{ mA}$		0	0.35		
		PGOOD_BU; $I_{SINK} = 100\text{ }\mu\text{A}$		0	0.3		
$V_{PFI}$	Power-fail comparator threshold	Input falling		800		mV	
	Hysteresis	Input rising		40		mV	
	Accuracy			-4%	4%		
	Deglitch	Input falling		25		$\mu s$	
		Input rising		10		ms	
$I_{DC34\_SEL}$	DC34_SEL bias current	Enabled only at power-up.		9.05	10	11.93	$\mu\text{A}$

## 7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DC34\_SEL}$	DCDC3 and DCDC4 power-up default selection thresholds	Threshold 1		100		mV
		Threshold 2		163		
		Threshold 3		275		
		Threshold 4		400		
		Threshold 5		575		
		Threshold 6		825		
		Threshold 7		1200		
$R_{DC34\_SEL}$	DCDC3 and DCDC4 power-up default selection resistor values	Setting 0	0	0	7.7	kΩ
		Setting 1	11.8	12.1	12.4	
		Setting 2	19.5	20	20.5	
		Setting 3	30.9	31.6	32.3	
		Setting 4	44.4	45.3	46.3	
		Setting 5	64.8	66.1	67.3	
		Setting 6	93.6	95.3	97.2	
		Setting 7	146	150		
$I_{BIAS}$	Input bias current	SCL, SDA, GPIO1 <sup>(5)</sup> , GPIO3 <sup>(5)</sup> ; $V_{IN} = 3.3$ V		0.01	1	μA
		PB, AC_DET, PFI; $V_{IN} = 3.3$ V			500	nA
$I_{LEAK}$	Pin leakage current	nINT, nWAKEUP, nPFO, PGOOD, PWR_EN, GPIO1 <sup>(6)</sup> , GPIO2 <sup>(7)</sup> , GPIO3 <sup>(6)</sup> $V_{OUT} = 3.3$ V			500	nA
<b>OSCILLATOR</b>						
$f_{OSC}$	Oscillator frequency		2400			kHz
	Frequency accuracy	$T_J = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$	-12%		12%	
<b>OVERTEMPERATURE SHUTDOWN</b>						
$T_{OTS}$	Overtemperature shutdown	Increasing junction temperature	135	145	155	°C
	Hysteresis	Decreasing junction temperature		20		
$T_{WARN}$	High-temperature warning	Increasing junction temperature	90	100	110	°C
	Hysteresis	Decreasing junction temperature		15		

- (1) IN\_BU has priority over CC input.
- (2) Discharge function disabled by default.
- (3) Switch is temporarily turned OFF if temperature exceeds OTS threshold.
- (4) Switch is temporarily turned OFF if input voltage drops below UVLO threshold.
- (5) Configured as input.
- (6) Configured as output.
- (7) Configured as open-drain output.
- (8) 500-μF of remote capacitance can be supported for DCDC1 and DCDC2.
- (9) For PHP package: 160 mVpp at  $-40^{\circ}\text{C}$ , and 120 mVpp from  $25^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ .
- (10) For PHP package: 40 μF.

## 7.6 Timing Requirements

			MIN	NOM	MAX	UNIT
f <sub>SCL</sub> Serial clock frequency		SCL = 100 kHz	100			kHz
		SCL = 400 kHz	400			
t <sub>HD;STA</sub> Hold time (repeated) START condition. After this period, the first clock pulse is generated.		SCL = 100 kHz	4			μs
		SCL = 400 kHz	600			ns
t <sub>LOW</sub> LOW period of the SCL clock		SCL = 100 kHz	4.7			μs
		SCL = 400 kHz	1.3			
t <sub>HIGH</sub> HIGH period of the SCL clock		SCL = 100 kHz	4			μs
		SCL = 400 kHz <sup>(1)</sup>	1			
t <sub>SU;STA</sub> Set-up time for a repeated START condition		SCL = 100 kHz	4.7			μs
		SCL = 400 kHz	600			ns
t <sub>HD;DAT</sub> Data hold time		SCL = 100 kHz	0	3.45		μs
		SCL = 400 kHz	0	900		ns
t <sub>SU;DAT</sub> Data set-up time		SCL = 100 kHz	250			ns
		SCL = 400 kHz	100			
t <sub>r</sub> Rise time of both SDA and SCL signals		SCL = 100 kHz		1000		ns
		SCL = 400 kHz		300		
t <sub>f</sub> Fall time of both SDA and SCL signals		SCL = 100 kHz		300		ns
		SCL = 400 kHz		300		
t <sub>SU;STO</sub> Set-up time for STOP condition		SCL = 100 kHz	4			μs
		SCL = 400 kHz	600			ns
t <sub>BUF</sub> Bus free time between STOP and START condition		SCL = 100 kHz	4.7			μs
		SCL = 400 kHz	1.3			
t <sub>SP</sub> Pulse width of spikes which must be suppressed by the input filter		SCL = 100 kHz	— <sup>(2)</sup>	— <sup>(2)</sup>		ns
		SCL = 400 kHz	0	50		
C <sub>b</sub> Capacitive load for each bus line		SCL = 100 kHz		400		pF
		SCL = 400 kHz		400		

(1) The SCL duty cycle at 400 kHz must be > 40%.

(2) The inputs of I<sup>2</sup>C devices in Standard-mode do not require spike suppression.

## 7.7 Typical Characteristics

At  $T_J = 25^\circ\text{C}$  unless otherwise noted.




图 7-1. DCDC1 Accuracy




图 7-2. DCDC2 Accuracy




图 7-3. DCDC3 Accuracy




图 7-4. DCDC4 Accuracy




图 7-5. DCDC5 Accuracy




图 7-6. DCDC6 Accuracy

## 8 Detailed Description

### 8.1 Overview

The TPS6521825 provides three step-down converters, three load switches, three general-purpose I/Os, two battery backup supplies, one buck-boost converter, and one LDO. The system can be supplied by a regulated 5-V supply. A coin-cell battery can be added to supply the two always-on backup supplies. The device is characterized across a  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$  temperature range, which makes it suitable for various industrial applications.


The I<sup>2</sup>C interface provides comprehensive features for using TPS6521825. All rails, load switches, and GPIOs can be enabled and disabled. Voltage thresholds for the UVLO and supervisor can be customized. Power-up and power-down sequences can also be programmed through I<sup>2</sup>C. Interrupts for overtemperature, overcurrent, and undervoltage can be monitored for the load-switches (LSx).

The integrated voltage supervisor monitors DCDC 1-4 and LDO1. It has two settings; the standard settings only monitor for undervoltage, while the strict settings implement tight tolerances on both undervoltage and overvoltage. A power-good signal is provided to report the regulation state of the five rails.

The three hysteretic step-down converters can each supply up to 1.8 A of current. The default output voltages for each converter can be adjusted through the I<sup>2</sup>C interface. DCDC1 and DCDC2 features dynamic voltage scaling with an adjustable slew rate. The step-down converters operate in a low power mode at light load, and can be forced into power mode (PWM) operation for noise sensitive applications.

The battery backup supplies consist of two low power step-down converters optimized for very light loads and are monitored with a separate power-good signal (PGOOD\_BU). The converters can be configured to operate as always-on supplies with the addition of a coin cell battery. The state of the battery can be monitored over I<sup>2</sup>C.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Wake-Up and Power-Up and Power-Down Sequencing

The TPS6521825 has a predefined power-up and power-down sequence, which does not change in a typical application. The user can define custom sequences with I<sup>2</sup>C. The power-up sequence is defined by a series of ten strobes and nine delay times. Each output rail is assigned to a strobe to determine the order of enabling rails. A single rail is assigned to only one strobe, but multiple rails can be assigned to the same strobe. The delay times between strobes are between 2 ms and 5 ms.

#### 8.3.1.1 Power-Up Sequencing

When the power-up sequence initiates, STROBE 1 occurs, and any rail assigned to this strobe is enabled. After a delay time of DLY1, STROBE 2 occurs and the rail assigned to this strobe is powered up. The sequence continues until all strobes occur and all DLYx times execute. Strobe assignments and delay times are defined in the SEQx registers, and are changed under I<sup>2</sup>C control. The power-up sequence executes if one of the following events occurs:

- From the OFF state:
  - The push-button (PB) is pressed (falling edge on PB) or
  - The AC\_DET pin is pulled low (falling edge) or
  - The PWR\_EN is asserted (driven to high-level) or
  - The main power is connected (IN\_BIAS) and AC\_DET is grounded *and*
  - The device is not in undervoltage lockout (UVLO) or overtemperature shutdown (OTS).
- From the PRE\_OFF state:
  - The PB is pressed (falling edge on PB) or
  - The AC\_DET pin is pulled low (falling edge) or
  - The PWR\_EN is asserted (driven to high-level) *and*
  - The device is not in UVLO or OTS.
- From the SUSPEND state:
  - The PB is pressed (falling edge on PB) or
  - The AC\_DET pin is pulled low (falling edge) or
  - The PWR\_EN pin is pulled high (level sensitive) *and*
  - The device is not in UVLO or OTS.

When a power-up event is detected, the device enters a WAIT\_PWR\_EN state and triggers the power-up sequence. The device remains in WAIT\_PWR\_EN as long as the PWR\_EN and either the PB or AC\_DET pin are held low. If both, the PB and AC\_DET return to logic-high state and the PWR\_EN pin has not been asserted within 20 s of entering WAIT\_PWR\_EN state, the power-down sequence is triggered and the device returns to OFF state. Once PWR\_EN is asserted, the device advances to ACTIVE state, which is functionally equivalent to WAIT\_PWR\_EN. However, the AC\_DET pin is ignored and power-down is controlled by the PWR\_EN pin only.


Rails not assigned to a strobe (SEQ = 0000b) are not affected by power-up and power-down sequencing and remain in their current ON or OFF state regardless of the sequencer. A rail can be enabled and disabled at any time by setting the corresponding enable bit in the ENABLEx register, with the exception that the ENABLEx register cannot be accessed while the sequencer is active. Enable bits always reflect the current enable state of the rail. For example, the sequencer sets and resets the enable bits for the rails under its control.

---


#### 注

The power-up sequence is defined by strobes and delay times, and can be triggered by the PB, AC\_DET (not shown, same as PB), or PWR\_EN pin.


---



**FIGURE 8-1. Power-Up Sequences from OFF or SUSPEND State; PB is Power-Up Event**



**FIGURE 8-2. Power-Up Sequences from SUSPEND State; PWR\_EN is Power-Up Event**



**FIGURE 8-3. Power-Up Sequences from RECOVERY State**

### 8.3.1.2 Power-Down Sequencing

By default, the power-down sequence follows the reverse of the power-up sequence. When the power-down sequence is triggered, STROBE 10 occurs and any rail assigned to STROBE 10 is shut down and its discharge circuit is enabled. After a delay time of DLY9, STROBE 9 occurs and any rail assigned to it is shut down and its discharge circuit is enabled. The sequence continues until all strobes occur and all DLYx times execute. The DLYx times are extended by a factor of 10x to provide ample time for discharge, and preventing output voltages from crossing during shut-down. The DLYFCTR bit is applied globally to all power-down delay times. Regardless of the DLYx and DLYFCTR settings, the PMIC enters OFF, SUSPEND, or RECOVERY state 500 ms after the power-down sequence initiates, to ensure that the discharge circuits remain enabled for a minimum of 150 ms before the next power-up sequence starts.

A power-down sequence executes if one of the following events occurs:

- The device is in the WAIT\_PWR\_EN state, the PB and AC\_DET pins are high, PWR\_EN is low, and the 20-s timer has expired.
- The device is in the ACTIVE state and the PWR\_EN pin is pulled low.
- The device is in the WAIT\_PWR\_EN, ACTIVE, or SUSPEND state and the push-button is held low for > 8 s (15 s if TRST = 1b).
- A fault occurs in the device (OTS, UVLO, PGOOD failure).

When transitioning from ACTIVE to SUSPEND state, the rails not controlled by the power-down sequencer maintains the same ON/OFF state in SUSPEND state that it had in ACTIVE state. This allows for the selected power rails to remain powered up when in the SUSPEND state.

When transitioning to the OFF or RECOVERY state, rails not under sequencer control are shut-down as follows:

- DCDC1, DCDC2, DCDC3, DCDC4, LDO1, and LS1 shut down at the beginning of the power-down sequence, if not under sequencer control (SEQ = 0b).
- LS2 and LS3 shut down as the state machine enters an OFF or RECOVERY state; 500 ms after the power-down sequence is triggered.

If the supply voltage on IN\_BIAS drops below 2.5 V, the digital core is reset and all power rails are shut down instantaneously and are pulled low to ground by their internal discharge circuitry (DCDC1-4, and LDO1). The amount of time the discharge circuitry remains active is a function of the INT\_LDO hold up time (see [セクション 8.3.1.6](#) for more details).

### 8.3.1.3 Strobe 1 and Strobe 2

STROBE 1 and STROBE 2 are dedicated to DCDC5 and DCDC6 which are *always-on*; powered up as soon as the device exits the OFF state, and ON in any other state. STROBE 1 and STROBE 2 options are available only for DCDC5 and DCDC6, not for any other rails.

STROBE 1 and STROBE 2 occur in every power-up sequence, regardless if the rail is already powered up. If the rail is not to be powered up, its respective strobe setting must be set to 0x00.


When a power-down sequence initiates, STROBE 1 and STROBE 2 occur only if the FSEAL bit is 0b. Otherwise, both strobes are omitted and DCDC5 and DCDC6 maintain state.

---


#### 注

The power-down sequence follows the reverse of the power-up sequence. STROBE2 and STROBE1 are executed only if FSEAL bit is 0b.

---




**FIG 8-4. Power-Down Sequences to OFF State; PWR\_EN is Power-Down Event; FSEAL = 0b**



STROBE2 and STROBE1 are not shown.

**FIG 8-5. Power-Down Sequences to SUSPEND State; PWR\_EN is Power-Down Event; FSEAL = 1b**



STROBE2 and STROBE1 are not shown.

**FIG 8-6. Power-Down Sequences to RECOVERY State; TSD or UV is Power-Down Event; FSEAL = 1b**


### 8.3.1.4 Supply Voltage Supervisor and Power-Good (PGOOD)

Power-good (PGOOD) is an open-drain output of the built-in voltage supervisor that monitors DCDC1, DCDC2, DCDC3, DCDC4, and LDO1. The output is Hi-Z when all enabled rails are in regulation and driven low when one or more rails encounter a fault which brings the output voltage outside the specified tolerance range. In a typical application PGOOD drives the reset signal of the SOC.

The supervisor has two modes of operation, controlled by the STRICT bit. With the STRICT bit set to 0, all enabled rails of the five regulators are monitored for undervoltage only with relaxed thresholds and deglitch times. With the STRICT bit set to 1, all enabled rails of the five regulators are monitored for undervoltage and overvoltage with tight limits and short deglitch times. 表 8-1 summarizes these details.

**表 8-1. Supervisor Characteristics Controlled by the STRICT Bit**

PARAMETER		STRICT = 0b (TYP)	STRICT = 1b (TYP)
Undervoltage monitoring	Threshold (output falling)	90%	96.5% (DCDC1 and DCDC2) 95.5% (DCDC3, DCDC4, and LDO1)
	Deglitch (output falling)	1 ms	50 $\mu$ s
	Deglitch (output rising)	10 $\mu$ s	10 $\mu$ s
Overvoltage monitoring	Threshold (output falling)	N/A	103.5% (DCDC1 and DCDC2) 104.5% (DCDC3, DCDC4, and LDO1)
	Deglitch (output falling)	N/A	1 ms
	Deglitch (output rising)	N/A	50 $\mu$ s




**图 8-7. Definition of Undervoltage, Overvoltage Thresholds, Hysteresis, and Deglitch Times**

The following rules apply to the PGOOD output:

- The power-up default state for THE PGOOD is low. When all rails are disabled, the PGOOD output is driven low.
- Only enabled rails are monitored. Disabled rails are ignored.
- Power-good monitoring of a particular rail starts 5 ms after the rail is enabled and is continuously monitored thereafter. This allows the rail to power-up.
- The PGOOD is delayed by PGDLY time after the sequencer is finished and the last rail is enabled.
- If an enabled rail is continuously outside the monitoring threshold for longer than the deglitch time, then the PGOOD is pulled low, and all rails are shut-down following the power-down sequence. PGDLY does not apply.
- Disabling a rail manually by resetting the DCx\_EN or LDO1\_EN bit has no effect on the PGOOD pin. If all rails are disabled, the PGOOD is driven low as the last rail is disabled.
- If the power-down sequencer is triggered, PGOOD is driven low.
- The PGOOD is driven low in the SUSPEND state, regardless of the number of rails that are enabled.

図 8-8 shows a typical power-up sequence and PGOOD timing.



A. Sequence shown for TPS65218D0 variant. For other TPS65218xx variants, refer to registers SEQ1-7 in [セクション 8.6.4](#) for factory-programmed sequence order and timing.

図 8-8. Typical Power-Up Sequence of the Main Output Rails for TPS65218D0

### 8.3.1.5 Backup Supply Power-Good (PGOOD\_BU)


PGOOD\_BU is a push-pull output indicating if DCDC5 and DCDC6 are in regulation. The output is driven to high when both rails are in regulation, and driven low if at least one of the rails is below the power-good threshold. The output-high level is equal to the output voltage of DCDC6.

PGOOD\_BU is the logical *and* between PGOOD (DCDC5) and PGOOD (DCDC6), and has no delay time built-in. Unlike the main power-good, a fault on DCDC5 or DCDC6 does not trigger the power-down sequencer, does not disable any of the rails in the system, and has no effect on the PGOOD pin. DCDC5 and DCDC6 recover automatically once the fault is removed.

#### 注

In this example, the power-down is triggered by a fault on DCDC3.

This timing diagram assumes each rail powers up within the strobe delay time. If a rail takes longer than the strobe delay time to power up, the next rail will wait for the previous rail to reach its PGOOD voltage, and then may wait an additional 1 ms until it is enabled.



A. Sequence shown for TPS65218D0 and TPS6521825 variants. For TPS6521815 variant, order and timing of DCDC5 and DCDC6 can be modified using registers SEQ1-2 and SEQ5 in [セクション 8.6.4](#).


**図 8-9. Typical Power-Up Sequence of DCDC5 and DCDC6**

### 8.3.1.6 Internal LDO (INT\_LDO)

The internal LDO provides a regulated voltage to the internal digital core and analog circuitry. The internal LDO has a nominal output voltage of 2.5 V and can support up to 10 mA of external load. During EEPROM programming, the output voltage is elevated to 3.6 V as described in [セクション 8.5.1](#). Therefore, any external circuitry connected to INT\_LDO must be capable of supporting that voltage.

When system power fails, the UVLO comparator triggers the power-down sequence. If system power drops below 2.3 V, the digital core is reset and all remaining power rails are shut down instantaneously and are pulled low to ground by their internal discharge circuitry (DCDC1-4 and LDO1).

The internal LDO reverse blocks to prevent the discharging of the output capacitor ( $C_{INT\_LDO}$ ) on the INT\_LDO pin. The remaining charge on the INT\_LDO output capacitor provides a supply for the power rail discharge circuitry to ensure the outputs are discharged to ground even if the system supply has failed. The amount of hold-up time specified in [セクション 7.5](#) is a function of the output capacitor value ( $C_{INT\_LDO}$ ) and the amount of external load on the INT\_LDO pin, if any. The design allows for enough hold-up time to sufficiently discharge DCDC1-4, and LDO1 to ensure proper processor power-down sequencing.



**図 8-10. Internal LDO and UVLO Sensing**


### 8.3.1.7 Current Limited Load Switches

The TPS6521825 provides three current limited load switches with individual inputs, outputs, and enable control. Each switch provides the following control and diagnostic features:

- The ON or OFF state of the switch is controlled by the corresponding LSx\_EN bit in the ENABLE register.
- LS1 can be controlled by the sequencer or through I<sup>2</sup>C communication.
- LS2 and LS3 can *only* be controlled through I<sup>2</sup>C communication. The sequencer has no control over LS2 and LS3.
- Each switch has an active discharge function, disabled by default, and enabled through the LSxDCHRG bit. When enabled, the switch output is discharged to ground whenever the switch is disabled.
- When the PFI input drops below the power-fail threshold (the power-fail comparator trips), the load switches are automatically disabled to shed system load. This function must be individually enabled for each switch through the corresponding LSxnPFO bit. The switches do not turn back on automatically as the system voltage recovers, and must be manually re-enabled.
- An interrupt (LSx\_I) issues whenever a load switch actively limits the output current, such as when the output load exceeds the current limit value. The switch remains ON and provides current to the load according to the current-limit setting.
- All three load switches have local overtemperature sensors which disable the corresponding switch if the power dissipation and junction temperature exceeds the safe operating value. The switch automatically recovers once the temperature drops below the OTS threshold value minus hysteresis. The LSx\_F (fault) interrupt bit is set while the switch is held OFF by the OTS function.

#### 8.3.1.7.1 Load Switch 1 (LS1)

LS1 is a non-reverse blocking, low-voltage (< 3.6 V), low-impedance switch intended to support DDRx self-refresh mode by cutting off the DDRx supply to the SOC DDRx interface during SUSPEND mode. In a typical application, the input of LS1 is tied to the output of DCDC3 while the output of LS1 is connected to the memory-interface supply pin of the SOC. LS1 can be controlled by the internal sequencer, just as any power rail.



**图 8-11. Typical Application of Load Switch 1**

### 8.3.1.7.2 Load Switch 2 (LS2)

LS2 is a reverse-blocking, 5 V, low-impedance switch. Load switch 2 provides four different current limit values (100/200/500/1000 mA) that are selectable through LS2ILIM[1:0] bits. Overcurrent is reported through the LS2\_I interrupt.

LS2 has its own input-undervoltage protection which forces the switch OFF if the switch input voltage ( $V_{IN\_LS2}$ ) is  $< 2.7$  V. Similar to OTS, the LS2\_F interrupt is set when the switch is held OFF by the local UVLO function, and the switch recovers automatically when the input voltage rises above the UVLO threshold.




图 8-12. Typical Application of Load Switch 2

### 8.3.1.7.3 Load Switch 3 (LS3)

LS3 is a non-reverse blocking, medium-voltage ( $< 10$  V), low-impedance switch that can be used to provide 1.8-V to 10-V power to an auxiliary port. LS3 has four selectable current limit values that are selectable through LS3ILIM[1:0].





图 8-13. Typical Application of Load Switch 3

### 8.3.1.8 LDO1

LDO1 is a general-purpose LDO intended to provide power to analog circuitry on the SOC. LDO1 has an input voltage range from 1.8 V to 5.5 V, and can be connected either directly to the system power or the output of a DCDC converter. The output voltage is programmable in the range of 0.9 V to 3.4 V with a default of 1.8 V. LDO1 supports up to 200 mA at the minimum specified headroom voltage, and up to 400 mA at the typical operating condition of  $V_{OUT} = 1.8$  V,  $V_{IN\_LDO1} > 2.7$  V.

### 8.3.1.9 Coin Cell Battery Voltage Acquisition



**図 8-14. Left: Flow Chart for Acquiring Coin Cell Battery Voltage Right: Comparator Circuit**


### 8.3.1.10 UVLO

Depending on the slew rate of the input voltage into the IN\_BIAS pin, the power rails of TPS6521825 will be enabled at either  $V_{ULVO}$  or  $V_{ULVO} + V_{HYS}$ .

If the slew rate of the IN\_BIAS voltage is greater than 30 V/s, then TPS6521825 will power up at  $V_{ULVO}$ . Once the input voltage rises above this level, the input voltage may drop to the  $V_{UVLO}$  level before the PMIC shuts down. In this scenario, if the input voltage were to fall below  $V_{UVLO}$  but above 2.55 V, the input voltage would have to recover above  $V_{UVLO}$  in less than 5 ms for the device to remain active.

If the slew rate of the IN\_BIAS voltage is less than 30 V/s, then TPS6521825 will power up at  $V_{ULVO} + V_{HYS}$ . Once the input voltage rises above this level, the input voltage may drop to the  $V_{UVLO}$  level before the PMIC shuts down. In this scenario, if the input voltage were to fall below  $V_{UVLO}$  but above 2.5 V, the input voltage would have to recover above  $V_{UVLO} + V_{HYS}$  in less than 5 ms for the device to remain active.

In either slew rate scenario, if the input voltage were to fall below 2.5 V, the digital core is reset and all remaining power rails are shut down instantaneously and are pulled low to ground by their internal discharge circuitry (DCDC1-4 and LDO1).



**図 8-15. Definition of UVLO and Hysteresis**


After the UVLO triggers, the internal LDO blocks current flow from its output capacitor back to the IN\_BIAS pin, allowing the digital core and the discharge circuits to remain powered for a limited amount of time to properly shut-down and discharge the output rails. The hold-up time is determined by the value of the capacitor connected to INT\_LDO. See [セクション 8.3.1.6](#) for more details.

### 8.3.1.11 Power-Fail Comparator

The power-fail comparator notifies the system host if the system supply voltage drops and the system is at risk of shutting down. The comparator has an internal 800-mV threshold and the trip-point is adjusted by an external resistor divider.

By default, the power-fail comparator has no impact on any of the power rails or load switches. Load switches are configured individually, to be disabled when the PFI comparator trips to shed system load and extend hold-up time as described in [セクション 8.3.1.7](#). The power-fail comparator also triggers the power-down sequencer, such that all or selective rails power-down when the system voltage fails. To tie the power-fail comparator into the power-down sequence, the OFFnPFO bit in the CONTROL register must be set to 1.


The power-fail comparator cannot be monitored by software, such that no interrupt or status bit is associated to this function.




**図 8-16. Power-Fail Comparator Simplified Circuit and Timing Diagram**

### 8.3.1.12 Battery-Backup Supply Power-Path

DCDC5 and DCDC6 are supplied from either the CC (coin-cell battery) input or IN\_BU (main system supply). The power-path is designed to prioritize IN\_BU to maximize coin-cell battery life. Whenever the PMIC is powered-up (WAIT\_PWR\_EN, ACTIVE, SUSPEND, and RECOVERY state), the power-path is forced to select the IN\_BU input. In OFF mode the power-path selects the higher of the two inputs with a built-in hysteresis of 150 mV as shown in [图 8-17](#).




**图 8-17. Switching Behavior of the Battery-Backup Supply Power-Path; Power-Path Hysteresis**




- Main Supply is disconnected or decays rapidly.
- Rapid decay of VIN\_BIAS (preregulator)

**图 8-18. Switching Behavior of the Battery-Backup Supply Power-Path; Main Power Supply Removal**



- System is supplied by Li-Ion battery with a fresh coin-cell backup battery.
- (VIN\_BIAS slow decay)

**图 8-19. Switching Behavior of the Battery-Backup Supply Power-Path; Weakening Main Battery, Strong Coin-Cell**




- System is supplied by Li-Ion battery with a weak coin-cell backup battery.
- VIN\_BIAS slow decay

**图 8-20. Switching Behavior of the Battery-Backup Supply Power-Path; Weakening Main Battery, Weak Coin-Cell**

When  $V_{IN\_BIAS}$  drops below the UVLO threshold, the PMIC shuts down all rails and enters OFF mode. At this point the power-path selects the higher of the two input supplies. If the coin-cell battery is less than 150 mV above the UVLO threshold, SYS\_BU remains connected to IN\_BU (see [图 8-19](#)). If the coin-cell is  $>150$  mV above the UVLO threshold, the power-path switches to the CC input as shown in [图 8-20](#). With no load on the main supply, the input voltage may recover over time to a value greater than the coin-cell voltage and the power-path switches back to IN\_BU. This is a typical behavior in a Li-Ion battery powered system.

Depending on the system load,  $V_{IN\_BIAS}$  may drop below  $V_{INT\_LDO}$  before the power-down sequence is completed. In that case, INT\_LDO is turned OFF and the digital core is reset forcing the unit into OFF mode and the power-path switches to IN\_BU as shown in [图 8-18](#).

### 8.3.1.13 DCDC3 and DCDC4 Power-Up Default Selection



**図 8-21. Left: Flow Chart for Selecting DCDC Power-Up Default Voltage Right: Comparator Circuit**

**表 8-2. Power-Up Default Values of DCDC3 and DCDC4**

RSEL [KΩ]			POWER-UP DEFAULT	
MIN	TYP	MAX	DCDC3[5:0]	DCDC4[5:0]
0	0	7.7	Programmed default (1.2 V)	Programmed default (3.3 V)
11.8	12.1	12.4	0x12 (1.35 V)	Programmed default (3.3 V)
19.5	20	20.5	0x18 (1.5 V)	Programmed default (3.3 V)
30.9	31.6	32.3	0x1F (1.8 V)	Programmed default (3.3 V)
44.4	45.3	46.3	0x3D (3.3 V)	0x01 (1.2 V)
64.8	66.1	67.3	Programmed default (1.2 V)	0x07 (1.35 V)
93.6	95.3	97.2	Programmed default (1.2 V)	0x0D (1.5 V)
146	150	Tied to INT_LDO	Programmed default (1.2 V)	0x14 (1.8 V)

### 8.3.1.14 I/O Configuration

The device has two GPIOs and one GPO pin, which are configured as follows:

- GPIO1:
  - General-purpose, open-drain output is controlled by the GPO1 user bit or sequencer.
  - DDR3 reset input signal from SOC. The signal is either latched or passed-through to the GPO2 pin. See [表 8-3](#) for details.
- GPO2:
  - General-purpose output is controlled by the GPO2 user bit.
  - DDR3 reset output signal. Signal is controlled by GPIO1 and PGOOD. See [表 8-4](#) for details.
  - Output buffer is configured as open-drain or push-pull.
- GPIO3:
  - General-purpose, open-drain output is controlled by the GPO3 user bit or sequencer.
  - Reset input-signal for DCDC1 and DCDC2.

**表 8-3. GPIO1 Configuration**

IO1_SEL (EEPROM)	GPO1 (USER BIT)	PGOOD (PMIC SIGNAL)	GPIO1 (I/O PIN)	COMMENTS
0	0	X	0	Open-drain output, driving low
0	1	X	HiZ	Open-drain output, HiZ

**表 8-4. GPO2 Configuration**

IO1_SEL (EEPROM)	GPO2_BUF (EEPROM)	GPO2 (USER BIT)	COMMENTS
0	0	0	GPO2 is open drain output controlled by GPO2 user bit (driving low).
0	0	1	GPO2 is open drain output controlled by GPO2 user bit (HiZ).
0	1	0	GPO2 is push-pull output controlled by GPO2 user bit (driving low).
0	1	1	GPO2 is push-pull output controlled by GPO2 user bit (driving high).
1	0	X	GPO2 is open drain output controlled by GPIO1 and PGOOD.
1	1	X	GPO2 is push-pull output controlled by GPIO1 and PGOOD.

**表 8-5. GPIO3 Configuration**

DC12_RST (EEPROM)	GPO3 (USER BIT)	GPIO3 (I/O PIN)	COMMENTS
0	0	0	Open-drain output, driving low
0	1	HiZ	Open-drain output, HiZ
1	X	Active low	GPIO3 is DCDC1 and DCDC2 reset input signal to PMIC (active low). See <a href="#">セクション 8.3.1.14.2</a> for details.

#### 8.3.1.14.1 Configuring GPO2 as Open-Drain Output

GPO2 may be configured as open-drain or push-pull output. The supply for the push-pull driver is internally connected to the IN\_LS1 input pin, whereas an external pull-up resistor and supply are required in the open-drain configuration. Because of the internal connection to IN\_LS1, the external pull-up supply must not exceed the voltage on the IN\_LS1 pin, otherwise leakage current may be observed from GPO2 to IN\_LS1 as shown in [図 8-22](#).




图 8-22. GPO2 as Open-Drain Output

注

When configured as open-drain output, the external pull-up supply must not exceed the voltage level on IN\_LS1 pin.

#### 8.3.1.14.2 Using GPIO3 as Reset Signal to DCDC1 and DCDC2

The GPIO3 is an edge-sensitive reset input to the PMIC, when the DC12\_RST bit set to 1. The reset signal affects DCDC1 and DCDC2 only, so that only those two registers are reset to the power-up default whenever GPIO3 input transitions from high to low, while all other registers maintain their current values. DCDC1 and DCDC2 transition back to the default value following the SLEW settings, and are not power cycled. This function recovers the processor from reset events while in low-power mode.




图 8-23. I/O Pin Logic




图 8-24. DDR3 Reset Timing Diagram

注

GPIO must be configured as input (IO1\_SEL = 1b). GPO2 is automatically configured as output.

### 8.3.1.15 Push Button Input (PB)

The PB pin is a CMOS-type input used to power-up the PMIC. Typically, the PB pin is connected to a momentary switch to ground and an external pullup resistor. The power-up sequence is triggered if the PB input is held low for 600 ms.





图 8-25. Left: Typical PB Input Circuit Right: Push-Button Input (PB) Deglitch and Power-Up Timing

In ACTIVE mode, the TPS6521825 monitors the PB input and issues an interrupt when the pin status changes, such as when it drops below or rises above the PB input-low or input-high thresholds. The interrupt is masked by the PBM bit in the INT\_MASK1 register.



**图 8-26. PB Input-Low or Input-High Thresholds**

注

Interrupts are issued whenever the PB pin status changes. The PB\_STATE bit reflects the current status of the PB input. nWAKEUP is pulled low for 150 µs on every falling edge of PB.

### 8.3.1.15.1 Signaling PB-Low Event on the nWAKEUP Pin

In ACTIVE state, the nWAKEUP pin is pulled low for five 32-kHz clock cycles (approximately 150  $\mu$ s) whenever a falling edge on the PB input is detected. This allows the host processor to wakeup from DEEP SLEEP mode of operation. It is recommended to pull-up the nWAKEUP pin to DCDC6 output through a 1-M $\Omega$  resistor.


### 8.3.1.15.2 Push Button Reset

If the PB input is pulled low for 8 s (15 s if TRST = 1b) or longer, then all rails except for DCDC5 and DCDC6 are disabled, and the device enters the RECOVERY state. The device powers up automatically after the 500 ms power-down sequence is complete, regardless of the state of the PB input. Holding the PB pin low for 8 s (15 s if TRST = 1b), only turns off the device temporarily and forces a system restart, and is not a power-down function. If the PB is held low continuously, the device power-cycles in 8-s and 15-s intervals.

### 8.3.1.16 AC\_DET Input (AC\_DET)


The AC\_DET pin is a CMOS-type input used in three different ways to control the power-up of the PMIC:

- In a battery operated system, AC\_DET is typically connected to an external battery charger with an open-drain power-good output pulled low when a valid charger supply is connected to the system. A falling edge on the AC\_DET pin causes the PMIC to power up.
- In a non-portable system, the AC\_DET pin may be shorted to ground and the device powers up whenever system power is applied to the chip.
- If none of the above behaviors are desired, AC\_DET may be tied to system power (IN\_BIAS). Power-up is then controlled through the push-button input or PWR\_EN input.



- Portable Systems
- Non-portable Systems
- Disabled

**FIG 8-27. AC\_DET Pin Configurations**



**FIG 8-28. AC\_DET Input Deglitch and Power-Up Timing (Portable Systems)**

In ACTIVE state, the TPS6521825 monitors the AC\_DET input and issues an interrupt when the pin status changes, such as when it drops below or rises above the AC\_DET input-low or input-high thresholds. The interrupt is masked by the ACM bit in the INT\_MASK1 register.




図 8-29. AC\_STATE Pin

注

Interrupts are issued whenever the AC\_DET pin status changes. The AC\_STATE bit reflects the current status of the AC\_DET input.


### 8.3.1.17 Interrupt Pin (INT)

The interrupt pin signals any event or fault condition to the host processor. Whenever a fault or event occurs in the device, the corresponding interrupt bit is set in the INT register, and the open-drain output is pulled low. The INT pin is released (returns to Hi-Z state) and fault bits are cleared when the host reads the INT register. If a failure persists, the corresponding INT bit remains set and the INT pin is pulled low again after a maximum of 32  $\mu$ s.

The MASK register masks events from generating interrupts. The MASK settings affect the INT pin only, and have no impact on the protection and monitor circuits.

### 8.3.1.18 I<sup>2</sup>C Bus Operation


The TPS6521825 hosts a slave I<sup>2</sup>C interface (address 0x24) that supports data rates up to 400 kbps, auto-increment addressing.<sup>1</sup>



**图 8-30. Subaddress in I<sup>2</sup>C Transmission**


The I<sup>2</sup>C bus is a communications link between a controller and a series of slave terminals. The link is established using a two-wired bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data line is bi-directional for data communication between the controller and the slave terminals. Each device has an open drain output to transmit data on the serial data line. An external pullup resistor must be placed on the serial data line to pull the drain output high during data transmission.

Data transmission initiates with a start bit from the controller as shown in [图 8-32](#). The start condition is recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the device receives serial data on the SDA input and checks for valid address and control information. If the appropriate slave address is set for the device, the device issues an acknowledge pulse and prepares to receive register address and data. Data transmission is completed by either the reception of a stop condition or the reception of the data word sent to the device. A stop condition is recognized as a low to high transition of the SDA input during the high portion of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal. An acknowledge issues after the reception of valid slave address, register-address, and data words. The I<sup>2</sup>C interfaces an auto-sequence through the register addresses, so that multiple data words can be sent for a given I<sup>2</sup>C transmission. Reference [图 8-31](#) and [图 8-32](#) for details.



**图 8-31. I<sup>2</sup>C Data Protocol**

<sup>1</sup> Note: The SCL duty cycle at 400 kHz must be >40%.



### 8-32. I<sup>2</sup>C Protocol and Transmission Timing I<sup>2</sup>C Start Stop and Acknowledge Protocol





图 8-33. I<sup>2</sup>C Protocol and Transmission Timing I<sup>2</sup>C Data Transmission Timing

## 8.4 Device Functional Modes

### 8.4.1 Modes of Operation



PB (↓) has 50 ms debounce.

AC\_DET (↓) has 10 ms debounce.

(↓) = denotes falling edge of signal.

**FIG 8-34. Modes of Operation Diagram**

#### 8.4.2 OFF

In OFF mode, the PMIC is completely shut down with the exception of a few circuits to monitor the AC\_DET, PWR\_EN, and PB input. All power rails are turned off and the registers are reset to their default values. The I<sup>2</sup>C communication interface is turned off. This is the lowest-power mode of operation. To exit OFF mode  $V_{IN\_BIAS}$  must exceed the UVLO threshold and one of the following wake-up events must occur:

- The PB input is pulled low.
- THE AC\_DET input is pulled low.
- The PWR\_EN input is pulled high.

To enter the OFF state, ensure that all power rails are assigned to the sequencer, then pull the PWR\_EN pin low. Additionally, if the OFFnPFO bit is set to 1b and the PFI input falls below the power fail threshold the device transitions to the OFF state. If the freshness seal is broken, DCDC5 and DCDC6 remains on in the OFF state. If a PGOOD or OTS fault occurs while in the ACTIVE state, TPS6521825 will transition to the RESET state.

#### 8.4.3 ACTIVE

This is the typical mode of operation when the system is up and running. All DCDC converters, LDOs, and load switch are operational and can be controlled through the I<sup>2</sup>C interface. After a wake-up event, the PMIC enables all rails controlled by the sequencer and pulls the nWAKEUP pin low to signal the event to the host processor. The device only enters the ACTIVE state if the host asserts the PWR\_EN pin within 20 s after the wake-up event. Otherwise it will enter the OFF state. The nWAKEUP pin returns to HiZ mode after the PWR\_EN pin is asserted. The ACTIVE state can also be directly entered from the SUSPEND state by pulling the PWR\_EN pin high. See the SUSPEND state description for details. To exit the ACTIVE mode, the PWR\_EN pin must be pulled low.

#### 8.4.4 SUSPEND

The SUSPEND state is a low-power mode of operation intended to support system standby. Typically all power rails are turned off with the exception of any rail with an SEQ register set to 0h. DCDC5 and DCDC6 also remain enabled if the freshness seal is broken. To enter the SUSPEND state, pull the PWR\_EN pin low. All power rails controlled by the power-down sequencer are shut down, and after 500 ms the device enters the SUSPEND state. All rails not controlled by the power-down sequencer will maintain its state. Note: all register values are reset as the device enters the SUSPEND state. The device enters the ACTIVE state after it detects a wake-up event as described in the previous sections.

#### 8.4.5 RESET

The TPS6521825 can be reset by holding the PB pin low for more than 8 or 15 s, depending on the value of the TRST bit. All rails are shut down by the sequencer and all register values reset to their default values. Rails not controlled by the sequencer are shut down additionally. Note: the RESET function power-cycles the device and only temporarily shuts down the output rails. Resetting the device does not lead to an OFF state. If the PB\_IN pin is kept low for an extended amount of time, the device continues to cycle between the ACTIVE and RESET state, entering the RESET every 8 or 15 s.

The device is also reset if a PGOOD or OTS fault occurs. The TPS6521825 remains in the RECOVERY state until the fault is removed, at which time it transitions back to the ACTIVE state.

## 8.5 Programming

### 8.5.1 Programming Power-Up Default Values

A consecutive write of 0x50, 0x1A, or 0xCE to the password register commits the current register settings to EEPROM memory so they become the new power-up default values.

注

Only bits marked with (E2) in the register map have EEPROM programmable power-up default settings. All other bits keep the factory settings listed in the register map. Changing the power-up default values is not recommended in production but for prototyping only.

The EEPROM of a device can only be programmed up to 1000 times. The number of programming cycles should never exceed this amount. Contact TI for changing production settings.

EEPROM values can only be changed if the input voltage (VIN\_BIAS) is greater than 4.5 V. If the input voltage is less than 4.5 V, EEPROM values remain unchanged and the VPROG interrupt is issued. EEPROM programming requires less than 100 ms. During this time the supply voltage must be held constant and all I<sup>2</sup>C write commands are ignored. Completion of EEPROM programming is signaled by the EE\_CMPL interrupt.




图 8-35. Flow Chart for Programming New Power-Up Default Values

## 8.6 Register Maps

### 8.6.1 Password Protection

Registers 0x11 through 0x26 are protected against accidental write by a 8-bit password. The password must be written prior to writing to a protected register and automatically resets to 0x00 after the next I<sup>2</sup>C transaction, regardless of the register accessed or transaction type (read or write). The password is required for write access only and is not required for read access.

To write to a protected register:

1. Write the address of the destination register, XORed with the protection password (0x7D), to the PASSWORD register (0x10).
2. Write the data to the password protected register.
3. If the content of the PASSWORD register is XORed, with an address send that matches 0x7D, then the data transfers to the protected register. Otherwise, the transaction is ignored. In either case the PASSWORD register resets to 0x00 after the transaction.

The cycle must be repeated for any other register that is Level1 write protected.

### 8.6.2 Freshness Seal (FSEAL) Bit

The FSEAL (freshness seal) bit prevents accidental shut-down of the always-on supplies, DCDC5 and DCDC6. The FSEAL bit exists in a default state of 0b, and can be set to 1b and reset to 0b once for factory testing. The second time the bit is set to 1b, it remains 1b and cannot reset again under software control. Coin-cell battery and main supply must be disconnected from the device to reset the FSEAL bit again. With the FSEAL bit set to 1b, DCDC5 and DCDC6 are forced ON regardless of the state of the DC5\_EN and DC6\_EN bit, and the rails do not turn off when the device enters the OFF state.

A consecutive write of [0xB1, 0xFE, and 0xA3] to the password register sets the FSEAL bit to 1b. The three bytes must be written consecutively for the sequence to be valid. No other read or write transactions are allowed between the three bytes, or the sequence is invalid. After a valid sequence, the FSEAL bit in the STATUS register reflects the new setting.

After setting the FSEAL bit, the device can enter the OFF state or any other mode of operation without affecting the state of the FSEAL bit, provided the coin-cell supply remains connected to the chip.

A second write of [0xB1, 0xFE, and 0xA3] to the password register resets the FSEAL bit to 0b. The three bytes must be written consecutively for the sequence to be valid.

A third write of [0xB1, 0xFE, and 0xA3] to the password register sets the FSEAL bit to 1b and locks it into this state for as long as the coin-cell supply (CC) remains connected to the device.

### 8.6.3 FLAG Register

The FLAG register contains a bit for each power rail and GPO to keep track of the enable state of the rails while the system is suspended. The following rules apply to the FLAG register:

- The power-up default value for any flag bit is 0.
- Flag bits are read-only and cannot be written to.
- Upon entering a SUSPEND state, the flag bits are set to same value as their corresponding ENABLE bits. Rails and GPOs enabled in a SUSPEND state have flag bits set to 1, while all other flag bits are set to 0. Flag bits are not updated while in the SUSPEND state or when exiting the SUSPEND state.
- The FLAG register is static in WAIT\_PWR\_EN and ACTIVE state. The FLAG register reflects the enable state of DCDC1, DCDC2, DCDC3, DCDC4, and LDO1; and, reflects the enable state of GPO1, GPO2, and GPO3 during the last SUSPEND state.

The host processor reads the FLAG register to determine if the system powered up from the OFF or SUSPEND state. In the SUSPEND state, typically the DDR memory is kept in self refresh mode and therefore the DC3\_FLG or DC4\_FLG bits are set.

## 8.6.4 TPS6521825 Registers

表 8-6 lists the memory-mapped registers for the TPS6521825. All register offset addresses not listed in 表 8-6 should be considered as reserved locations and the register contents should not be modified.

**表 8-6. TPS6521825 Registers**

SUBADDRESS	ACRONYM	REGISTER NAME	R/W	PASSWORD PROTECTED	SECTION
0x00	CHIPID	CHIP ID	R	No	セクション 8.6.5
0x01	INT1	INTERRUPT 1	R	No	セクション 8.6.6
0x02	INT2	INTERRUPT 2	R	No	セクション 8.6.7
0x03	INT_MASK1	INTERRUPT MASK 1	R/W	No	セクション 8.6.8
0x04	INT_MASK2	INTERRUPT MASK 2	R/W	No	セクション 8.6.9
0x05	STATUS	STATUS	R	No	セクション 8.6.10
0x06	CONTROL	CONTROL	R/W	No	セクション 8.6.11
0x07	FLAG	FLAG	R	No	セクション 8.6.12
0x10	PASSWORD	PASSWORD	R/W	No	セクション 8.6.13
0x11	ENABLE1	ENABLE 1	R/W	Yes	セクション 8.6.14
0x12	ENABLE2	ENABLE 2	R/W	Yes	セクション 8.6.15
0x13	CONFIG1	CONFIGURATION 1	R/W	Yes	セクション 8.6.16
0x14	CONFIG2	CONFIGURATION 2	R/W	Yes	セクション 8.6.17
0x15	CONFIG3	CONFIGURATION 3	R/W	Yes	セクション 8.6.18
0x16	DCDC1	DCDC1 CONTROL	R/W	Yes	セクション 8.6.19
0x17	DCDC2	DCDC2 CONTROL	R/W	Yes	セクション 8.6.20
0x18	DCDC3	DCDC3 CONTROL	R/W	Yes	セクション 8.6.21
0x19	DCDC4	DCDC4 CONTROL	R/W	Yes	セクション 8.6.22
0x1A	SLEW	SLEW RATE CONTROL	R/W	Yes	セクション 8.6.23
0x1B	LDO1	LDO1 CONTROL	R/W	Yes	セクション 8.6.24
0x20	SEQ1	SEQUENCER 1	R/W	Yes	セクション 8.6.25
0x21	SEQ2	SEQUENCER 2	R/W	Yes	セクション 8.6.26
0x22	SEQ3	SEQUENCER 3	R/W	Yes	セクション 8.6.27
0x23	SEQ4	SEQUENCER 4	R/W	Yes	セクション 8.6.28
0x24	SEQ5	SEQUENCER 5	R/W	Yes	セクション 8.6.29
0x25	SEQ6	SEQUENCER 6	R/W	Yes	セクション 8.6.30
0x26	SEQ7	SEQUENCER 7	R/W	Yes	セクション 8.6.31

表 8-7 explains the common abbreviations used in this section.

**表 8-7. Common Abbreviations**

Abbreviation	Description
R	Read
W	Write
R/W	Read and write capable
E2	Backed by EEPROM
h	Hexadecimal notation of a group of bits
b	Hexadecimal notation of a bit or group of bits
X	Do not care reset value

### 8.6.5 CHIPID Register (subaddress = 0x00) [reset = 0x25]

CHIPID is shown in 図 8-31 and described in 表 8-8.

Return to 表 8-6.

図 8-36. CHIPID Register

7	6	5	4	3	2	1	0
CHIP						REV	
R-4h						R-5h	

表 8-8. CHIPID Register Field Descriptions

Bit	Field	Type	Reset	Description
7-3	CHIP	R	4h	Chip ID: 0h = TPS65218D0 1h = Future use 2h = TPS6521815 3h = Future use 4h = TPS6521825 5h = Future use ... 1Fh = Future use
2-0	REV	R	5h	Revision code: 0h = Revision 1.0 1h = Revision 1.1 2h = Revision 2.0 3h = Revision 2.1 4h = Revision 3.0 5h = Revision 4.0 (D0) 6h = Future use 7h = Future use

### 8.6.6 INT1 Register (subaddress = 0x01) [reset = 0x00]

INT1 is shown in 図 8-32 and described in 表 8-9.

Return to 表 8-6.

図 8-37. INT1 Register

7	6	5	4	3	2	1	0
RESERVED	VPRG	AC	PB	HOT	CC_AQC	PRGC	
R-00b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

表 8-9. INT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00b	
5	VPRG	R	0b	Programming voltage interrupt: 0b = No significance. 1b = Input voltage is too low for programming power-up default values.

**表 8-9. INT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	AC	R	0b	AC_DET pin status change interrupt. Note: Status information is available in STATUS register. 0b = No change in status. 1b = AC_DET status change (AC_DET pin changed high to low or low to high).
3	PB	R	0b	Push-button status change interrupt. Note: Status information is available in STATUS register 0b = No change in status. 1b = Push-button status change (PB changed high to low or low to high).
2	HOT	R	0b	Thermal shutdown early warning: 0b = Chip temperature is below HOT threshold. 1b = Chip temperature exceeds HOT threshold.
1	CC_AQC	R	0b	Coin cell battery voltage acquisition complete interrupt: 0b = No significance. 1b = Backup battery status comparators have settled and results are available in STATUS register.
0	PRGC	R	0b	EEPROM programming complete interrupt: 0b = No significance. 1b = Programming of power-up default settings has completed successfully.

### 8.6.7 INT2 Register (subaddress = 0x02) [reset = 0x00]

INT2 is shown in [图 8-33](#) and described in [表 8-10](#).

Return to [表 8-6](#).

**图 8-38. INT2 Register**

7	6	5	4	3	2	1	0
RESERVED		LS3_F	LS2_F	LS1_F	LS3_I	LS2_I	LS1_I
R-00b		R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

**表 8-10. INT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00b	
5	LS3_F	R	0b	Load switch 3 fault interrupt: 0b = No fault. Switch is working normally. 1b = Load switch exceeded operating temperature limit and is temporarily disabled.
4	LS2_F	R	0b	Load switch 2 fault interrupt: 0b = No fault. Switch is working normally. 1b = Load switch exceeded operating temperature limit or input voltage dropped below minimum value. Switch is temporarily disabled.
3	LS1_F	R	0b	Load switch 1 fault interrupt: 0b = No fault. Switch is working normally. 1b = Load switch exceeded operating temperature limit and is temporarily disabled.

**表 8-10. INT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	LS3_I	R	0b	Load switch 3 current-limit interrupt: 0b = Load switch is disabled or not in current limit. 1b = Load switch is actively limiting the output current (output load is exceeding current limit value).
1	LS2_I	R	0b	Load switch 2 current-limit interrupt: 0b = Load switch is disabled or not in current limit. 1b = Load switch is actively limiting the output current (output load is exceeding current limit value).
0	LS1_I	R	0b	Load switch 1 current-limit interrupt: 0b = Load switch is disabled or not in current limit. 1b = Load switch is actively limiting the output current (output load is exceeding current limit value).

**8.6.8 INT\_MASK1 Register (subaddress = 0x03) [reset = 0x00]**INT\_MASK1 is shown in [图 8-34](#) and described in [表 8-11](#).Return to [表 8-6](#).**图 8-39. INT\_MASK1 Register**

7	6	5	4	3	2	1	0
RESERVED	VPRGM	ACM	PBM	HOTM	CC_AQCM	PRGCM	
R-00b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	

**表 8-11. INT\_MASK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00b	
5	VPRGM	R/W	0b	Programming voltage interrupt mask bit. Note: mask bit has no effect on monitoring function: 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
4	ACM	R/W	0b	AC_DET interrupt masking bit: 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin). Note: mask bit has no effect on monitoring function.
3	PBM	R/W	0b	PB interrupt masking bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
2	HOTM	R/W	0b	HOT interrupt masking bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
1	CC_AQCM	R/W	0b	C_AQC interrupt masking bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).

**表 8-11. INT\_MASK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	PRGCM	R/W	0b	PRGC interrupt masking bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).

### 8.6.9 INT\_MASK2 Register (subaddress = 0x04) [reset = 0x00]

INT\_MASK2 is shown in [图 8-35](#) and described in [表 8-12](#).

Return to [表 8-6](#).

**图 8-40. INT\_MASK2 Register**

7	6	5	4	3	2	1	0
RESERVED	LS3_FM	LS2_FM	LS1_FM	LS3_IM	LS2_IM	LS1_IM	
R-00b	R/W-0b						

**表 8-12. INT\_MASK2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00b	
5	LS3_FM	R/W	0b	LS3 fault interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
4	LS2_FM	R/W	0b	LS2 fault interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
3	LS1_FM	R/W	0b	LS1 fault interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
2	LS3_IM	R/W	0b	LS3 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
1	LS2_IM	R/W	0b	LS2 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).
0	LS1_IM	R/W	0b	LS1 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin).

### 8.6.10 STATUS Register (subaddress = 0x05) [reset = 00XXXXXXb]

Register mask: C0h

STATUS is shown in [图 8-36](#) and is described in [表 8-13](#).

Return to [表 8-6.](#)

図 8-41. STATUS Register

7	6	5	4	3	2	1	0
FSEAL	EE	AC_STATE	PB_STATE	STATE		CC_STAT	
R-0b	R-0b	R-X	R-X	R-X		R-X	

表 8-13. STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	FSEAL	R	0b	Freshness seal (FSEAL) status. Note: See <a href="#">セクション 8.6.2</a> for details. 0b = FSEAL is in native state (fresh). 1b = FSEAL is broken.
6	EE	R	0b	EEPROM status: 0b = EEPROM values have not been changed from factory default setting. 1b = EEPROM values have been changed from factory default settings.
5	AC_STATE	R	X	AC_DET input status bit: 0b = AC_DET input is inactive (AC_DET input pin is high). 1b = AC_DET input is active (AC_DET input is low).
4	PB_STATE	R	X	PB input status bit: 0b = Push Button input is inactive (PB input pin is high). 1b = Push Button input is active (PB input pin is low).
3-2	STATE	R	X	State machine STATE indication: 0h = PMIC is in transitional state. 1h = PMIC is in WAIT_PWR_EN state. 2h = PMIC is in ACTIVE state. 3h = PMIC is in SUSPEND state.
1-0	CC_STAT	R	X	Coin cell state of charge. Note: Coin-cell voltage acquisition must be triggered first before status bits are valid. See CC_AQ bit in <a href="#">セクション 8.6.11</a> . 0h = $V_{CC} < V_{LOW\_LEVEL}$ ; Coin cell is not present or approaching end-of-life (EOL). 1h = $V_{LOW\_LEVEL} < V_{CC} < V_{GOOD\_LEVEL}$ ; Coin cell voltage is LOW. 2h = $V_{GOOD\_LEVEL} < V_{CC} < V_{IDEAL\_LEVEL}$ ; Coin cell voltage is GOOD. 3h = $V_{IDEAL} < V_{CC}$ ; Coin cell voltage is IDEAL.

#### 8.6.11 CONTROL Register (subaddress = 0x06) [reset = 0x00]

CONTROL is shown in [図 8-37](#) and described in [表 8-14](#).

Return to [表 8-6.](#)

図 8-42. CONTROL Register

7	6	5	4	3	2	1	0
RESERVED					OFFnPFO	CC_AQ	
R-0000 00b					R/W-0b	R/W-0b	

表 8-14. CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0000 00b	

**表 8-14. CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OFFnPFO	R/W	0b	Power-fail shutdown bit: 0b = nPFO has no effect on PMIC state. 1b = All rails are shut down and PMIC enters OFF state when PFI comparator trips (nPFO is low).
0	CC_AQ	R/W	0b	Coin Cell battery voltage acquisition start bit: 0b = No significance 1b = Triggers voltage acquisition. Bit is automatically reset to 0.

### 8.6.12 FLAG Register (subaddress = 0x07) [reset = 0x00]

FLAG is shown in [図 8-38](#) and described in [表 8-15](#).

Return to [表 8-6](#).

**図 8-43. FLAG Register**

7	6	5	4	3	2	1	0
GPO3_FLG	GPO2_FLG	GPO1_FLG	LDO1_FLG	DC4_FLG	DC3_FLG	DC2_FLG	DC1_FLG
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

**表 8-15. FLAG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	GPO3_FLG	R	0b	GPO3 Flag bit: 0b = Device powered up from OFF or SUSPEND state and GPO3 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and GPO3 was enabled while in SUSPEND.
6	GPO2_FLG	R	0b	GPO2 Flag bit 0b = Device powered up from OFF or SUSPEND state and GPO2 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and GPO2 was enabled while in SUSPEND.
5	GPO1_FLG	R	0b	GPO1 Flag bit: 0b = Device powered up from OFF or SUSPEND state and GPO1 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and GPO1 was enabled while in SUSPEND.
4	LDO1_FLG	R	0b	LDO1 Flag bit: 0b = Device powered up from OFF or SUSPEND state and LDO1 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and LDO1 was enabled while in SUSPEND.
3	DC4_FLG	R	0b	DCDC4 Flag bit: 0b = Device powered up from OFF or SUSPEND state and DCDC4 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and DCDC4 was enabled while in SUSPEND.

**表 8-15. FLAG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DC3_FLG	R	0b	DCDC3 Flag bit: 0b = Device powered up from OFF or SUSPEND state and DCDC3 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and DCDC3 was enabled while in SUSPEND.
1	DC2_FLG	R	0b	DCDC2 Flag bit: 0b = Device powered up from OFF or SUSPEND state and DCDC2 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and DCDC2 was enabled while in SUSPEND.
0	DC1_FLG	R	0b	DCDC1 Flag bit: 0b = Device powered up from OFF or SUSPEND state and DCDC1 was disabled while in SUSPEND. 1b = Device powered up from SUSPEND state and GDCDC1PO3 was enabled while in SUSPEND.

**8.6.13 PASSWORD Register (subaddress = 0x10) [reset = 0x00]**PASSWORD is shown in [図 8-39](#) and described in [表 8-16](#).Return to [表 8-6](#).**図 8-44. PASSWORD Register**

7	6	5	4	3	2	1	0
PWRD							
R/W-00h							

**表 8-16. PASSWORD Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PWRD	R/W	00h	Register is used for accessing password protected registers (see <a href="#">セクション 8.6.1</a> for details). Breaking the freshness seal (see <a href="#">セクション 8.6.2</a> for details). Programming power-up default values (see <a href="#">セクション 8.5.1</a> for details). Read-back always yields 0x00.

### 8.6.14 ENABLE1 Register (subaddress = 0x11) [reset = 0x00]

ENABLE1 is shown in [図 8-40](#) and described in [表 8-17](#).

Return to [表 8-6](#).

Password protected.

**図 8-45. ENABLE1 Register**

7	6	5	4	3	2	1	0
RESERVED	DC6_EN	DC5_EN	DC4_EN	DC3_EN	DC2_EN	DC1_EN	
R-00b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	

**表 8-17. ENABLE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00b	
5	DC6_EN	R/W	0b	DCDC6 enable bit. DCDC6 can only be disabled if FSEAL = 0. See <a href="#">セクション 8.6.2</a> for details. 0b = Disabled 1b = Enabled
4	DC5_EN	R/W	0b	DCDC5 enable bit. Note: At power-up and down this bit is automatically updated by the internal power sequencer. DCDC5 can only be disabled if FSEAL = 0. See <a href="#">セクション 8.6.2</a> for details. 0b = Disabled 1b = Enabled
3	DC4_EN	R/W	0b	DCDC4 enable bit. Note: At power-up and down this bit is automatically updated by the internal power sequencer. 0b = Disabled 1b = Enabled
2	DC3_EN	R/W	0b	DCDC3 enable bit. Note: At power-up and down this bit is automatically updated by the internal power sequencer. 0b = Disabled 1b = Enabled
1	DC2_EN	R/W	0b	DCDC2 enable bit. Note: At power-up and down this bit is automatically updated by the internal power sequencer. 0b = Disabled 1b = Enabled
0	DC1_EN	R/W	0b	DCDC1 enable bit. Note: At power-up and down this bit is automatically updated by the internal power sequencer. 0b = Disabled 1b = Enabled

### 8.6.15 ENABLE2 Register (subaddress = 0x12) [reset = 0x00]

ENABLE2 is shown in [図 8-41](#) and described in [表 8-18](#).

Return to [表 8-6](#).

Password protected.

**図 8-46. ENABLE2 Register**

7	6	5	4	3	2	1	0
RESERVED	GPIO3	GPIO2	GPIO1	LS3_EN	LS2_EN	LS1_EN	LDO1_EN

**図 8-46. ENABLE2 Register (continued)**

R-0b	R/W-0b						
------	--------	--------	--------	--------	--------	--------	--------

**表 8-18. ENABLE2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0b	
6	GPIO3	R/W	0b	General purpose output 3 / reset polarity. Note: If DC12_RST bit (register 0x14) is set to 1 this bit has no function. 0b = GPIO3 output is driven low. 1b = GPIO3 output is HiZ.
5	GPIO2	R/W	0b	General purpose output 2. Note: If IO_SEL bit (register 0x13) is set to 1 this bit has no function. 0b = GPO2 output is driven low. 1b = GPO2 output is HiZ.
4	GPIO1	R/W	0b	General purpose output 1. Note: If IO_SEL bit (register 0x13) is set to 1 this bit has no function. 0b = GPO1 output is driven low. 1b = GPO1 output is HiZ.
3	LS3_EN	R/W	0b	Load switch 3 (LS3) enable bit. 0b = Disabled 1b = Enabled
2	LS2_EN	R/W	0b	Load switch 2 (LS2) enable bit. 0b = Disabled 1b = Enabled
1	LS1_EN	R/W	0b	Load switch 1 (LS1) enable bit. 0b = Disabled 1b = Enabled Note: At power-up and down this bit is automatically updated by the internal power sequencer.
0	LDO1_EN	R/W	0b	LDO1 enable bit. 0b = Disabled 1b = Enabled Note: At power-up and down this bit is automatically updated by the internal power sequencer.

### 8.6.16 CONFIG1 Register (subaddress = 0x13) [reset = 0x08]

CONFIG1 is shown in [図 8-42](#) and described in [表 8-19](#).

Return to [表 8-6](#).

Password protected.

**図 8-47. CONFIG1 Register**

7	6	5	4	3	2	1	0
TRST	GPO2_BUF	IO1_SEL		PGDLY	STRICT		UVLO
R/W-0b	R/W-0b	R/W-0b		R/W-01b	R/W-0b		R/W-00b

**表 8-19. CONFIG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	TRST	R/W, E2	0b	Push-button reset time constant: 0b = 8 s 1b = 15 s
6	GPO2_BUF	R/W, E2	0b	GPO2 output buffer configuration: 0b = GPO2 buffer is configured as open-drain. 1b = GPO2 buffer is configured as push-pull (high-level is driven to IN_LS1).
5	IO1_SEL	R/W, E2	0b	GPIO1 / GPO2 configuration bit. See <a href="#">セクション 8.3.1.14</a> for details. 0b = GPIO1 is configured as general-purpose, open-drain output. GPO2 is independent output. 1b = GPIO1 is configured as input, controlling GPO2. Intended for DDR3 reset signal control.
4-3	PGDLY	R/W, E2	01b	Power-Good delay. Note: Power-good delay applies to rising-edge only (power-up), not falling edge (power-down or fault). 00b = 10 ms 01b = 20 ms 10b = 50 ms 11b = 150 ms
2	STRICT	R/W, E2	0b	Supply Voltage Supervisor Sensitivity selection. See <a href="#">セクション 7.5</a> for details. 0b = Power-good threshold (VOUT falling) has wider limits. Over-voltage is not monitored. 1b = Power-good threshold (VOUT falling) has tight limits. Over-voltage is monitored.
1-0	UVLO	R/W, E2	00b	UVLO setting 00b = 2.75 V 01b = 2.95 V 10b = 3.25 V 11b = 3.35 V

### 8.6.17 CONFIG2 Register (subaddress = 0x14) [reset = 0x40]

CONFIG2 is shown in [図 8-43](#) and described in [表 8-20](#).

Return to [表 8-6](#).

Password protected.

**図 8-48. CONFIG2 Register**

7	6	5	4	3	2	1	0
DC12_RST	UVLOHYS	RESERVED		LS3ILIM		LS2ILIM	
R/W-0b	R/W-1b	R-00b		R/W-00b		R/W-00b	

**表 8-20. CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DC12_RST	R/W, E2	0b	DCDC1 and DCDC2 reset-pin enable: 0b = GPIO3 is configured as general-purpose output. 1b = GPIO3 is configured as warm-reset input to DCDC1 and DCDC2.

表 8-20. CONFIG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	UVLOHYS	R/W, E2	1b	UVLO hysteresis: 0b = 200 mV 1b = 400 mV
5-4	RESERVED	R	00b	
3-2	LS3ILIM	R/W	00b	Load switch 3 (LS3) current limit selection: 00b = 100 mA, (MIN = 98 mA) 01b = 200 mA, (MIN = 194 mA) 10b = 500 mA, (MIN = 475 mA) 11b = 1000 mA, (MIN = 900 mA) See the LS3 current limit specification in <a href="#">セクション 7.5</a> for more details.
1-0	LS2ILIM	R/W	00b	Load switch 2 (LS2) current limit selection: 00b = 100 mA, (MIN = 94 mA) 01b = 200 mA, (MIN = 188 mA) 10b = 500 mA, (MIN = 465 mA) 11b = 1000 mA, (MIN = 922 mA) See the LS2 current limit specification in <a href="#">セクション 7.5</a> for more details.

### 8.6.18 CONFIG3 Register (subaddress = 0x15) [reset = 0x0]

CONFIG3 is shown in [図 8-44](#) and described in [表 8-21](#).

Return to [表 8-6](#).

Password protected.

**図 8-49. CONFIG3 Register**

7	6	5	4	3	2	1	0
RESERVED	LS3nPFO	LS2nPFO	LS1nPFO	LS3DCHRG	LS2DCHRG	LS1DCHRG	
R-00b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	

**表 8-21. CONFIG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00b	
5	LS3nPFO	R/W	0b	Load switch 3 power-fail disable bit: 0b = Load switch status is not affected by power-fail comparator. 1b = Load switch is disabled if power-fail comparator trips (nPFO is low).
4	LS2nPFO	R/W	0b	Load switch 2 power-fail disable bit: 0b = Load switch status is not affected by power-fail comparator. 1b = Load switch is disabled if power-fail comparator trips (nPFO is low).
3	LS1nPFO	R/W	0b	Load switch 1 power-fail disable bit: 0b = Load switch status is not affected by power-fail comparator. 1b = Load switch is disabled if power-fail comparator trips (nPFO is low).
2	LS3DCHRG	R/W	0b	Load switch 3 discharge enable bit: 0b = Active discharge is disabled. 1b = Active discharge is enabled (load switch output is actively discharged when switch is OFF).
1	LS2DCHRG	R/W	0b	Load switch 2 discharge enable bit: 0b = Active discharge is disabled. 1b = Active discharge is enabled (load switch output is actively discharged when switch is OFF).
0	LS1DCHRG	R/W	0b	Load switch 1 discharge enable bit: 0b = Active discharge is disabled. 1b = Active discharge is enabled (load switch output is actively discharged when switch is OFF).

### 8.6.19 DCDC1 Register (offset = 0x16) [reset = 0x80]

DCDC1 is shown in [図 8-45](#) and described in [表 8-22](#).

Return to [表 8-6](#).

Note 1: This register is password protected. For more information, see [セクション 8.6.1](#).

Note 2: A 5-ms blanking time of the over-voltage and under-voltage monitoring occurs when a write is performed on the DCDC1 register.

Note 3: To change the output voltage of DCDC1, the GO bit or the GODSBL bit must be set to 1b in register 0x1A.

**図 8-50. DCDC1 Register**

7	6	5	4	3	2	1	0
PFM	RESERVED				DCDC1		
R/W-1b	R-0b				R/W-00h		

**表 8-22. DCDC1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PFM	R/W	1b	Pulse Frequency Modulation (PFM, also known as pulse-skip-mode) enable. PFM mode improves light-load efficiency. Actual PFM mode operation depends on load condition. 0b = Disabled (forced PWM) 1b = Enabled
6	RESERVED	R	0b	

**表 8-22. DCDC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-0	DCDC1	R/W, E2	00h	DCDC1 output voltage setting: 0h = 0.850 1h = 0.860 2h = 0.870 3h = 0.880 4h = 0.890 5h = 0.900 6h = 0.910 7h = 0.920 8h = 0.930 9h = 0.940 Ah = 0.950 Bh = 0.960 Ch = 0.970 Dh = 0.980 Eh = 0.990 Fh = 1.000 10h = 1.010 11h = 1.020 12h = 1.030 13h = 1.040 14h = 1.050 15h = 1.060 16h = 1.070 17h = 1.080 18h = 1.090 19h = 1.100 1Ah = 1.110 1Bh = 1.120 1Ch = 1.130 1Dh = 1.140 1Eh = 1.150 1Fh = 1.160 20h = 1.170 21h = 1.180 22h = 1.190 23h = 1.200

表 8-22. DCDC1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				24h = 1.210 25h = 1.220 26h = 1.230 27h = 1.240 28h = 1.250 29h = 1.260 2Ah = 1.270 2Bh = 1.280 2Ch = 1.290 2Dh = 1.300 2Eh = 1.310 2Fh = 1.320 30h = 1.330 31h = 1.340 32h = 1.350 33h = 1.375 34h = 1.400 35h = 1.425 36h = 1.450 37h = 1.475 38h = 1.500 39h = 1.525 3Ah = 1.550 3Bh = 1.575 3Ch = 1.600 3Dh = 1.625 3Eh = 1.650 3Fh = 1.675

### 8.6.20 DCDC2 Register (subaddress = 0x17) [reset = 0x99]

DCDC2 is shown in 図 8-46 and described in 表 8-23.

Return to 表 8-6.

Note 1: This register is password protected. For more information, see セクション 8.6.1.

Note 2: A 5-ms blanking time of the over-voltage and under-voltage monitoring occurs when a write is performed on the DCDC2 register.

Note 3: To change the output voltage of DCDC2, the GO bit or the GODSBL bit must be set to 1b in register 0x1A.

図 8-51. DCDC2 Register

7	6	5	4	3	2	1	0
PFM	RESERVED			DCDC2			
R/W-1b	R-0b			R/W-19h			

**表 8-23. DCDC2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PFM	R/W	1b	Pulse frequency modulation (PFM, also known as pulse-skip-mode) enable. PFM mode improves light-load efficiency. Actual PFM mode operation depends on load condition. 0b = Disabled (forced PWM) 1b = Enabled
6	RESERVED	R	0b	
5-0	DCDC2	R/W, E2	19h	DCDC2 output voltage setting: 0h = 0.850 1h = 0.860 2h = 0.870 3h = 0.880 4h = 0.890 5h = 0.900 6h = 0.910 7h = 0.920 8h = 0.930 9h = 0.940 Ah = 0.950 Bh = 0.960 Ch = 0.970 Dh = 0.980 Eh = 0.990 Fh = 1.000 10h = 1.010 11h = 1.020 12h = 1.030 13h = 1.040 14h = 1.050 15h = 1.060 16h = 1.070 17h = 1.080 18h = 1.090 19h = 1.100 1Ah = 1.110 1Bh = 1.120 1Ch = 1.130 1Dh = 1.140 1Eh = 1.150 1Fh = 1.160 20h = 1.170 21h = 1.180 22h = 1.190 23h = 1.200

表 8-23. DCDC2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				24h = 1.210 25h = 1.220 26h = 1.230 27h = 1.240 28h = 1.250 29h = 1.260 2Ah = 1.270 2Bh = 1.280 2Ch = 1.290 2Dh = 1.300 2Eh = 1.310 2Fh = 1.320 30h = 1.330 31h = 1.340 32h = 1.350 33h = 1.375 34h = 1.400 35h = 1.425 36h = 1.450 37h = 1.475 38h = 1.500 39h = 1.525 3Ah = 1.550 3Bh = 1.575 3Ch = 1.600 3Dh = 1.625 3Eh = 1.650 3Fh = 1.675

### 8.6.21 DCDC3 Register (subaddress = 0x18) [reset = 0xBD]

DCDC3 is shown in [図 8-47](#) and described in [表 8-24](#).

Return to [表 8-6](#).

Note 1: This register is password protected. For more information, see [セクション 8.6.1](#).

Note 2: A 5-ms blanking time of the over-voltage and under-voltage monitoring occurs when a write is performed on the DCDC3 register.

#### 注

Power-up default may differ depending on RSEL value. See [セクション 8.3.1.13](#) for details.

図 8-52. DCDC3 Register

7	6	5	4	3	2	1	0
PFM	RESERVED				DCDC3		
R/W-1b	R-0b				R/W-3Dh		

**表 8-24. DCDC3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PFM	R/W	1b	Pulse Frequency Modulation (PFM, also known as pulse-skip-mode) enable. PFM mode improves light-load efficiency. Actual PFM mode operation depends on load condition. 0b = Disabled (forced PWM) 1b = Enabled
6	RESERVED	R	0b	
5-0	DCDC3	R/W, E2	3Dh	DCDC3 output voltage setting: 0h = 0.900 1h = 0.925 2h = 0.950 3h = 0.975 4h = 1.000 5h = 1.025 6h = 1.050 7h = 1.075 8h = 1.100 9h = 1.125 Ah = 1.150 Bh = 1.175 Ch = 1.200 Dh = 1.225 Eh = 1.250 Fh = 1.275 10h = 1.300 11h = 1.325 12h = 1.350 13h = 1.375 14h = 1.400 15h = 1.425 16h = 1.450 17h = 1.475 18h = 1.500 19h = 1.525 1Ah = 1.550 1Bh = 1.600 1Ch = 1.650 1Dh = 1.700 1Eh = 1.750 1Fh = 1.800 20h = 1.850 21h = 1.900 22h = 1.950 23h = 2.000

表 8-24. DCDC3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				24h = 2.050 25h = 2.100 26h = 2.150 27h = 2.200 28h = 2.250 29h = 2.300 2Ah = 2.350 2Bh = 2.400 2Ch = 2.450 2Dh = 2.500 2Eh = 2.550 2Fh = 2.600 30h = 2.650 31h = 2.700 32h = 2.750 33h = 2.800 34h = 2.850 35h = 2.900 36h = 2.950 37h = 3.000 38h = 3.050 39h = 3.100 3Ah = 3.150 3Bh = 3.200 3Ch = 3.250 3Dh = 3.300 3Eh = 3.350 3Fh = 3.400

### 8.6.22 DCDC4 Register (subaddress = 0x19) [reset = 0x94]

DCDC4 is shown in 図 8-48 and described in 表 8-25.

Return to 表 8-6.

Note 1: This register is password protected. For more information, see セクション 8.6.1.

Note 2: A 5-ms blanking time of the over-voltage and under-voltage monitoring occurs when a write is performed on the DCDC4 register.

#### 注

Power-up default may differ depending on RSEL value. See セクション 8.3.1.13 for details. The Reserved setting should not be selected and the output voltage settings should not be modified while the converter is operating.

図 8-53. DCDC4 Register

7	6	5	4	3	2	1	0
PFM	RESERVED				DCDC4		
R/W-1b	R-0b				R/W-14h		

**表 8-25. DCDC4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PFM	R/W	1b	Pulse Frequency Modulation (PFM, also known as pulse-skip-mode) enable. PFM mode improves light-load efficiency. Actual PFM mode operation depends on load condition. 0b = Disabled (forced PWM) 1b = Enabled
6	RESERVED	R	0b	
5-0	DCDC4	R/W, E2	14h	DCDC4 output voltage setting: 0h = 1.175 1h = 1.200 2h = 1.225 3h = 1.250 4h = 1.275 5h = 1.300 6h = 1.325 7h = 1.350 8h = 1.375 9h = 1.400 Ah = 1.425 Bh = 1.450 Ch = 1.475 Dh = 1.500 Eh = 1.525 Fh = 1.550 10h = 1.600 11h = 1.650 12h = 1.700 13h = 1.750 14h = 1.800 15h = 1.850 16h = 1.900 17h = 1.950 18h = 2.000 19h = 2.050 1Ah = 2.100 1Bh = 2.150 1Ch = 2.200 1Dh = 2.250 1Eh = 2.300 1Fh = 2.3500 20h = 2.400 21h = 2.450 22h = 2.500 23h = 2.550

**表 8-25. DCDC4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				24h = 2.600 25h = 2.650 26h = 2.700 27h = 2.750 28h = 2.800 29h = 2.850 2Ah = 2.900 2Bh = 2.950 2Ch = 3.000 2Dh = 3.050 2Eh = 3.100 2Fh = 3.150 30h = 3.200 31h = 3.250 32h = 3.300 33h = 3.350 34h = 3.400 35h = reserved 36h = reserved 37h = reserved 38h = reserved 39h = reserved 3Ah = reserved 3Bh = reserved 3Ch = reserved 3Dh = reserved 3Eh = reserved 3Fh = reserved

**8.6.23 SLEW Register (subaddress = 0x1A) [reset = 0x06]**

SLEW is shown in 図 8-49 and described in 表 8-26.

Return to 表 8-6.

**注**

Slew-rate control applies to DCDC1 and DCDC2 only. If changing from a higher voltage to lower voltage while STRICT = 1 and converters are in a no load state, PFM bit for DCDC1 and DCDC2 must be set to 0.

**図 8-54. SLEW Register**

7	6	5	4	3	2	1	0
GO	GODSBL		RESERVED			SLEW	
R/W-0b	R/W-0b		R-000b			R/W-6h	

**表 8-26. SLEW Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	GO	R/W	0b	Go bit. Note: Bit is automatically reset at the end of the voltage transition. 0b = No change 1b = Initiates the transition from present state to the output voltage setting currently stored in DCDC1 and DCDC2 register. SLEW setting does apply.
6	GODSBL	R/W	0b	Go disable bit 0b = Enabled 1b = Disabled; DCDC1 and DCDC2 output voltage changes whenever set-point is updated in DCDC1 and DCDC2 register without having to write to the GO bit. SLEW setting does apply.
5-3	RESERVED	R	000b	
2-0	SLEW	R/W	6h	Output slew rate setting: 0h = 160 $\mu$ s/step (0.0625 mV/ $\mu$ s at 10 mV per step) 1h = 80 $\mu$ s/step (0.125 mV/ $\mu$ s at 10 mV per step) 2h = 40 $\mu$ s/step (0.250 mV/ $\mu$ s at 10 mV per step) 3h = 20 $\mu$ s/step (0.500 mV/ $\mu$ s at 10 mV per step) 4h = 10 $\mu$ s/step (1.0 mV/ $\mu$ s at 10 mV per step) 5h = 5 $\mu$ s/step (2.0 mV/ $\mu$ s at 10 mV per step) 6h = 2.5 $\mu$ s/step (4.0 mV/ $\mu$ s at 10 mV per step) 7h = Immediate; slew rate is only limited by control loop response time. Note: The actual slew rate depends on the voltage step per code. Refer to DCDCx registers for details.

#### 8.6.24 LDO1 Register (subaddress = 0x1B) [reset = 0x1F]

LDO1 is shown in [図 8-50](#) and described in [表 8-27](#).

Return to [表 8-6](#).

Note 1: This register is password protected. For more information, see [セクション 8.6.1](#).

Note 2: A 5-ms blanking time of the over-voltage and under-voltage monitoring occurs when a write is performed on the LDO1 register.

**図 8-55. LDO1 Register**

7	6	5	4	3	2	1	0
RESERVED					LDO1		
R-00b					R/W-1Fh		

**表 8-27. LDO1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00b	

表 8-27. LDO1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5-0	LDO1	R/W, E2	1Fh	LDO1 output voltage setting: 0h = 0.900 1h = 0.925 2h = 0.950 3h = 0.975 4h = 1.000 5h = 1.025 6h = 1.050 7h = 1.075 8h = 1.100 9h = 1.125 Ah = 1.150 Bh = 1.175 Ch = 1.200 Dh = 1.225 Eh = 1.250 Fh = 1.275 10h = 1.300 11h = 1.325 12h = 1.350 13h = 1.375 14h = 1.400 15h = 1.425 16h = 1.450 17h = 1.475 18h = 1.500 19h = 1.525

**表 8-27. LDO1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				1Ah = 1.550 1Bh = 1.600 1Ch = 1.650 1Dh = 1.700 1Eh = 1.750 1Fh = 1.800 20h = 1.850 21h = 1.900 22h = 1.950 23h = 2.000 24h = 2.050 25h = 2.100 26h = 2.150 27h = 2.200 28h = 2.250 29h = 2.300 2Ah = 2.350 2Bh = 2.400 2Ch = 2.450 2Dh = 2.500 2Eh = 2.550 2Fh = 2.600 30h = 2.650 31h = 2.700 32h = 2.750 33h = 2.800 34h = 2.850 35h = 2.900 36h = 2.950 37h = 3.000 38h = 3.050 39h = 3.100 3Ah = 3.150 3Bh = 3.200 3Ch = 3.250 3Dh = 3.300 3Eh = 3.350 3Fh = 3.400

### 8.6.25 SEQ1 Register (subaddress = 0x20) [reset = 0x06]

SEQ1 is shown in [图 8-51](#) and described in [表 8-28](#).

Return to [表 8-6](#).

Password protected.

**图 8-56. SEQ1 Register**

7	6	5	4	3	2	1	0
DLY8	DLY7	DLY6	DLY5	DLY4	DLY3	DLY2	DLY1
R/W-0b							
7	6	5	4	3	2	1	0

DLY8	DLY7	DLY6	DLY5	DLY4	DLY3	DLY2	DLY1
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-1b	R/W-1b	R/W-0b

**表 8-28. SEQ1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DLY8	R/W, E2	0b	Delay8 (occurs after Strobe 8 and before Strobe 9.) 0b = 2 ms 1b = 5 ms
6	DLY7	R/W, E2	0b	Delay7 (occurs after Strobe 7 and before Strobe 8.) 0b = 2 ms 1b = 5 ms
5	DLY6	R/W, E2	0b	Delay6 (occurs after Strobe 6 and before Strobe 7.) 0b = 2 ms 1b = 5 ms
4	DLY5	R/W, E2	0b	Delay5 (occurs after Strobe 5 and before Strobe 6.) 0b = 2 ms 1b = 5 ms
3	DLY4	R/W, E2	0b	Delay4 (occurs after Strobe 4 and before Strobe 5.) 0b = 2 ms 1b = 5 ms
2	DLY3	R/W, E2	1b	Delay3 (occurs after Strobe 3 and before Strobe 4.) 0b = 2 ms 1b = 5 ms
1	DLY2	R/W, E2	1b	Delay2 (occurs after Strobe 2 and before Strobe 3.) 0b = 2 ms 1b = 5 ms
0	DLY1	R/W, E2	0b	Delay1 (occurs after Strobe 1 and before Strobe 2.) 0b = 2 ms 1b = 5 ms

**8.6.26 SEQ2 Register (subaddress = 0x21) [reset = 0x00]**SEQ2 is shown in [图 8-52](#) and described in [表 8-29](#).Return to [表 8-6](#).

Password protected.

**图 8-57. SEQ2 Register**

7	6	5	4	3	2	1	0
DLYFCTR				RESERVED			DLY9
R/W -0b				R-000 000b			R/W -0b

**表 8-29. SEQ2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DLYFCTR	R/W, E2	0b	Power-down delay factor: 0b = 1x 1b = 10x (delay times are multiplied by 10x during power-down.) Note: DLYFCTR has no effect on power-up timing.
6-1	RESERVED	R	000 000b	

**表 8-29. SEQ2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	DLY9	R/W, E2	0b	Delay9 (occurs after Strobe 9 and before Strobe 10.) 0b = 2 ms 1b = 5 ms

**8.6.27 SEQ3 Register (subaddress = 0x22)[reset = 0x94]**

 SEQ3 is shown in [図 8-53](#) and described in [表 8-30](#).

 Return to [表 8-6](#).

Password protected.

**図 8-58. SEQ3 Register**

7	6	5	4	3	2	1	0
DC2_SEQ				DC1_SEQ			
R/W-9h				R/W-4h			

**表 8-30. SEQ3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	DC2_SEQ	R/W, E2	9h	DCDC2 enable STROBE: 0h = Rail is not controlled by sequencer. 1h = Rail is not controlled by sequencer. 2h = Rail is not controlled by sequencer. 3h = Enable at STROBE 3. 4h = Enable at STROBE 4. 5h = Enable at STROBE 5. 6h = Enable at STROBE 6. 7h = Enable at STROBE 7. 8h = Enable at STROBE 8. 9h = Enable at STROBE 9. Ah = Enable at STROBE 10. Bh = Rail is not controlled by sequencer. Ch = Rail is not controlled by sequencer. Dh = Rail is not controlled by sequencer. Eh = Rail is not controlled by sequencer. Fh = Rail is not controlled by sequencer.

**表 8-30. SEQ3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	DC1_SEQ	R/W, E2	4h	DCDC1 enable STROBE: 0h = Rail is not controlled by sequencer. 1h = Rail is not controlled by sequencer. 2h = Rail is not controlled by sequencer. 3h = Enable at STROBE 3. 4h = Enable at STROBE 4. 5h = Enable at STROBE 5. 6h = Enable at STROBE 6. 7h = Enable at STROBE 7. 8h = Enable at STROBE 8. 9h = Enable at STROBE 9. Ah = Enable at STROBE 10. Bh = Rail is not controlled by sequencer. Ch = Rail is not controlled by sequencer. Dh = Rail is not controlled by sequencer. Eh = Rail is not controlled by sequencer. Fh = Rail is not controlled by sequencer.

**8.6.28 SEQ4 Register (subaddress = 0x23) [reset = 0x8A]**SEQ4 is shown in [図 8-54](#) and described in [表 8-31](#).Return to [表 8-6](#).

Password protected.

**図 8-59. SEQ4 Register**

7	6	5	4	3	2	1	0
DC4_SEQ				DC3_SEQ			
R/W-8h				R/W-Ah			

**表 8-31. SEQ4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	DC4_SEQ	R/W, E2	8h	DCDC4 enable STROBE: 0h = Rail is not controlled by sequencer. 1h = Rail is not controlled by sequencer. 2h = Rail is not controlled by sequencer. 3h = Enable at STROBE 3. 4h = Enable at STROBE 4. 5h = Enable at STROBE 5. 6h = Enable at STROBE 6. 7h = Enable at STROBE 7. 8h = Enable at STROBE 8. 9h = Enable at STROBE 9. Ah = Enable at STROBE 10. Bh = Rail is not controlled by sequencer. Ch = Rail is not controlled by sequencer. Dh = Rail is not controlled by sequencer. Eh = Rail is not controlled by sequencer. Fh = Rail is not controlled by sequencer.

**表 8-31. SEQ4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	DC3_SEQ	R/W, E2	Ah	DCDC3 enable STROBE: 0h = Rail is not controlled by sequencer. 1h = Rail is not controlled by sequencer. 2h = Rail is not controlled by sequencer. 3h = Enable at STROBE 3. 4h = Enable at STROBE 4. 5h = Enable at STROBE 5. 6h = Enable at STROBE 6. 7h = Enable at STROBE 7. 8h = Enable at STROBE 8. 9h = Enable at STROBE 9. Ah = Enable at STROBE 10. Bh = Rail is not controlled by sequencer. Ch = Rail is not controlled by sequencer. Dh = Rail is not controlled by sequencer. Eh = Rail is not controlled by sequencer. Fh = Rail is not controlled by sequencer.

### 8.6.29 SEQ5 Register (subaddress = 0x24) [reset = 0x12]

SEQ5 is shown in [図 8-55](#) and described in [表 8-32](#).

Return to [表 8-6](#).

Password protected.

**図 8-60. SEQ5 Register**

7	6	5	4	3	2	1	0
RESERVED		DC6_SEQ		RESERVED		DC5_SEQ	
R-0h		R/W-1h		R-0h		R/W-2h	

**表 8-32. SEQ5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	
5-4	DC6_SEQ	R/W, E2	1h	DCDC6 enable STROBE. Note: STROBE 1 and STROBE 2 are executed only if FSEAL = 0. DCDC5 and 6 cannot be disabled by sequencer once freshness seal is broken. 0h = Rail is not controlled by sequencer. 1h = Enable at STROBE 1. 2h = Enable at STROBE 2. 3h = Rail is not controlled by sequencer.
3-2	RESERVED	R	0h	
1-0	DC5_SEQ	R/W, E2	2h	DCDC5 enable STROBE. Note: STROBE 1 and STROBE 2 are executed only if FSEAL = 0. DCDC5 and 6 cannot be disabled by sequencer once freshness seal is broken. 0h = Rail is not controlled by sequencer. 1h = Enable at STROBE 1. 2h = Enable at STROBE 2. 3h = Rail is not controlled by sequencer.

### 8.6.30 SEQ6 Register (subaddress = 0x25) [reset = 0xA7]

SEQ6 is shown in [図 8-56](#) and described in [表 8-33](#).

Return to [表 8-6](#).

Password protected.

**図 8-61. SEQ6 Register**

7	6	5	4	3	2	1	0
LS1_SEQ				LDO1_SEQ			
R/W-Ah				R/W-7h			

**表 8-33. SEQ6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	LS1_SEQ	R/W, E2	Ah	LS1 enable STROBE: 0h = Rail is not controlled by sequencer. 1h = Rail is not controlled by sequencer. 2h = Rail is not controlled by sequencer. 3h = Enable at STROBE 3. 4h = Enable at STROBE 4. 5h = Enable at STROBE 5. 6h = Enable at STROBE 6. 7h = Enable at STROBE 7. 8h = Enable at STROBE 8. 9h = Enable at STROBE 9. Ah = Enable at STROBE 10. Bh = Rail is not controlled by sequencer. Ch = Rail is not controlled by sequencer. Dh = Rail is not controlled by sequencer. Eh = Rail is not controlled by sequencer. Fh = Rail is not controlled by sequencer.
3-0	LDO1_SEQ	R/W, E2	7h	LDO1 enable STROBE: 0h = Rail is not controlled by sequencer. 1h = Rail is not controlled by sequencer. 2h = Rail is not controlled by sequencer. 3h = Enable at STROBE 3. 4h = Enable at STROBE 4. 5h = Enable at STROBE 5. 6h = Enable at STROBE 6. 7h = Enable at STROBE 7. 8h = Enable at STROBE 8. 9h = Enable at STROBE 9. Ah = Enable at STROBE 10. Bh = Rail is not controlled by sequencer. Ch = Rail is not controlled by sequencer. Dh = Rail is not controlled by sequencer. Eh = Rail is not controlled by sequencer. Fh = Rail is not controlled by sequencer.

### 8.6.31 SEQ7 Register (subaddress = 0x26) [reset = 0x35]

SEQ7 is shown in [図 8-57](#) and described in [表 8-34](#).

Return to [表 8-6](#).

Password protected.

**図 8-62. SEQ7 Register**

7	6	5	4	3	2	1	0
GPO3_SEQ				GPO1_SEQ			
R/W-3h				R/W-5h			

**表 8-34. SEQ7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	GPO3_SEQ	R/W, E2	3h	<p>GPO3 enable STROBE:</p> <p>0h = Rail is not controlled by sequencer.</p> <p>1h = Rail is not controlled by sequencer.</p> <p>2h = Rail is not controlled by sequencer.</p> <p>3h = Enable at STROBE 3.</p> <p>4h = Enable at STROBE 4.</p> <p>5h = Enable at STROBE 5.</p> <p>6h = Enable at STROBE 6.</p> <p>7h = Enable at STROBE 7.</p> <p>8h = Enable at STROBE 8.</p> <p>9h = Enable at STROBE 9.</p> <p>Ah = Enable at STROBE 10.</p> <p>Bh = Rail is not controlled by sequencer.</p> <p>Ch = Rail is not controlled by sequencer.</p> <p>Dh = Rail is not controlled by sequencer.</p> <p>Eh = Rail is not controlled by sequencer.</p> <p>Fh = Rail is not controlled by sequencer.</p>
3-0	GPO1_SEQ	R/W, E2	5h	<p>GPO1 enable STROBE:</p> <p>0h = Rail is not controlled by sequencer.</p> <p>1h = Rail is not controlled by sequencer.</p> <p>2h = Rail is not controlled by sequencer.</p> <p>3h = Enable at STROBE 3.</p> <p>4h = Enable at STROBE 4.</p> <p>5h = Enable at STROBE 5.</p> <p>6h = Enable at STROBE 6.</p> <p>7h = Enable at STROBE 7.</p> <p>8h = Enable at STROBE 8.</p> <p>9h = Enable at STROBE 9.</p> <p>Ah = Enable at STROBE 10.</p> <p>Bh = Rail is not controlled by sequencer.</p> <p>Ch = Rail is not controlled by sequencer.</p> <p>Dh = Rail is not controlled by sequencer.</p> <p>Eh = Rail is not controlled by sequencer.</p> <p>Fh = Rail is not controlled by sequencer.</p>

## 9 Application and Implementation

注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 9.1 Application Information

The TPS6521825 is designed to pair with various applications. The typical application in [セクション 9.2](#) is based on and uses terminology consistent with the Sitara™ family of processors.

### 9.1.1 Applications Without Backup Battery

In applications that require always-on supplies but no battery backup, the CC input to the power path must be connected to ground.



## FIG 9-1. CC Input to Power Path

注

In applications without backup battery, CC input must be tied to ground.

### 9.1.2 Applications Without Battery Backup Supplies

In applications that do not require always-on supplies, both inputs and the output of the power-path can simply be grounded. All pins related to DCDC5 and DCDC6 are also tied to ground, and PGOOD\_BU and IN\_nCC are kept floating. With the backup supplies completely disabled, the FSEAL bit in the STATUS register is undefined and should be ignored.





图 9-2. DCDC5 and DCDC6 Pins

注

In applications that do not require always-on supplies, PGOOD\_BU and IN\_nCC can be kept floating. All other pins are tied to ground.

## 9.2 Typical Application



- A. Block diagram shows TPS65218D0 powering AM437x processor. For TPS6521825, refer to this [Tech Note](#). For TPS6521815, the wiring is not predefined and is programmed for the specific processor in the application.

**图 9-3. Typical Application Schematic for TPS65218D0**

## 9.2.1 Design Requirements

表 9-1 lists the design requirements.

**表 9-1. Design Parameters for TPS65218D0 (1)**

	VOLTAGE	SEQUENCE
DCDC1	1.1 V	8
DCDC2	1.1 V	9
DCDC3	1.2 V	5
DCDC4	3.3 V	7
DCDC5	1.0 V	2
DCDC6	1.8 V	1
LDO1	1.8 V	3

(1) Default output voltages shown for TPS65218D0. For other TPS65218xx variants, refer to DCDC1-4 and LDO1 registers in [セクション 8.6.4](#).

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Output Filter Design

The step down converters (DCDC1, DCDC2, and DCDC3) on TPS6521825 are designed to operate with effective inductance values in the range of 1 to 2.2  $\mu$ H and with effective output capacitance in the range of 10 to 100  $\mu$ F. The internal compensation is optimized to operate with an output filter of  $L = 1.5 \mu$ H and  $C_{OUT} = 10 \mu$ F.

The buck boost converter (DCDC4) on TPS6521825 is designed to operate with effective inductance values in the range of 1.2 to 2.2  $\mu$ H. The internal compensation is optimized to operate with an output filter of  $L = 1.5 \mu$ H and  $C_{OUT} = 47 \mu$ F.

The two battery backup converters (DCDC5 and DCDC6) are designed to operate with effective inductance values in the range of 4.7 to 22  $\mu$ H. The internal compensation is optimized with an output filter of  $L = 10 \mu$ H and  $C_{OUT} = 20 \mu$ F.

Larger or smaller inductor/capacitance values can be used to optimize performance of the device for specific operation conditions.

### 9.2.2.2 Inductor Selection for Buck Converters

The inductor value affects its peak to peak ripple current, the PWM to PFM transition point, the output voltage ripple, and the efficiency. The selected inductor must be rated for its DC resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher  $V_{IN}$  or  $V_{OUT}$ . 式 1 calculates the maximum inductor current ripple under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with 式 2. This is recommended as during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \quad (1)$$

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_L}{2} \quad (2)$$

where

- F = Switching frequency
- L = Inductor value
- $\Delta I_L$  = Peak-to-peak inductor ripple current
- $I_{Lmax}$  = Maximum inductor current

The following inductors have been used with the TPS6521825 (see [表 9-2](#)).

**表 9-2. List of Recommended Inductors**

PART NUMBER	VALUE	SIZE (mm) [L × W × H]	MANUFACTURER
<b>INDUCTORS FOR DCDC1, DCDC2, DCDC3, DCDC4</b>			
SPM3012T-1R5M	1.5 $\mu$ H, 2.8 A, 77 m $\Omega$	3.2 × 3.0 × 1.2	TDK
IHLP1212BZER1R5M11	1.5 $\mu$ H, 4.0 A, 28.5 m $\Omega$	3.6 × 3.0 × 2.0	Vishay
<b>INDUCTORS FOR DCDC5, DCDC6</b>			
MLZ2012N100L	10 $\mu$ H, 110 mA, 300 m $\Omega$	2012 / 0805 (2.00 × 1.25 × 1.25)	TDK
LQM21FN100M80	10 $\mu$ H, 100 mA, 300 m $\Omega$	2012 / 0805 (2.00 × 1.25 × 1.25)	Murata

### 9.2.2.3 Output Capacitor Selection

The hysteretic PWM control scheme of the TPS6521825 switching converters allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric.

At light load currents the converter operates in power save mode, and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM mode.

The two battery backup converters (DCDC5 and DCDC6) always operate in PFM mode. For these converters, a capacitor of at least 20  $\mu$ F is recommended on the output to help minimize voltage ripple.

The buck-boost converter requires additional output capacitance to help maintain converter stability during high load conditions. At least 40  $\mu$ F of output capacitance is recommended and an additional 100-nF capacitor can be added to further filter output ripple at higher frequencies.

[表 9-2](#) lists the recommended capacitors.


**表 9-3. List of Recommended Capacitors**

PART NUMBER	VALUE	SIZE (mm) [L × W × H]	MANUFACTURER
<b>CAPACITORS FOR VOLTAGES UP TO 5.5 V<sup>(1)</sup></b>			
GRM188R60J105K	1 $\mu$ F	1608 / 0603 (1.6 × 0.8 × 0.8)	Murata
GRM21BR60J475K	4.7 $\mu$ F	2012 / 0805 (2.0 × 1.25 × 1.25)	Murata
GRM31MR60J106K	10 $\mu$ F	3216 / 1206 (3.2 × 1.6 × 1.6)	Murata
GRM31CR60J226K	22 $\mu$ F	3216 / 1206 (3.2 × 1.6 × 1.6)	Murata
<b>CAPACITORS FOR VOLTAGES UP TO 3.3 V<sup>(1)</sup></b>			
GRM21BR60J106K	10 $\mu$ F	2012 / 0805 (2.0 × 1.25 × 1.25)	Murata
GRM31CR60J476M	47 $\mu$ F	3216 / 1206 (3.2 × 1.6 × 1.6)	Murata

(1) The DC bias effect of ceramic capacitors must be considered when selecting a capacitor.

### 9.2.3 Application Curves

at  $T_J = 25^\circ\text{C}$  unless otherwise noted



## 10 Power Supply Recommendations

The device is designed to operate with an input voltage supply range between 2.7 V and 5.5 V. This input supply can be from a single cell Li-Ion battery or other externally regulated supply. If the input supply is located more than a few inches from the TPS6521825 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47  $\mu$ F is a typical choice.

The coin cell back up input is designed to operate with a input voltage supply between 2.2 V and 3.3 V This input should be supplied by a coin cell battery with 3-V nominal voltage.


## 11 Layout

### 11.1 Layout Guidelines


Follow these layout guidelines:

- The IN\_X pins should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 4.7- $\mu$ F with a X5R or X7R dielectric.
- The optimum placement is closest to the IN\_X pins of the device. Take care to minimize the loop area formed by the bypass capacitor connection, the IN\_X pin, and the thermal pad of the device.
- The thermal pad should be tied to the PCB ground plane with a minimum of 25 vias. See [图 11-2](#) for an example.
- The LX trace should be kept on the PCB top layer and free of any vias.
- The FBX traces should be routed away from any potential noise source to avoid coupling.
- DCDC4 Output capacitance should be placed immediately at the DCDC4 pin. Excessive distance between the capacitance and DCDC4 pin may cause poor converter performance.

### 11.2 Layout Example



[图 11-1. Layout Recommendation](#)



**FIG 11-2. Thermal Pad Layout Recommendation**

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Basic Calculation of a Buck Converter's Power Stage](#) application report
- Texas Instruments, [Design Calculations for Buck-Boost Converters](#) application report
- Texas Instruments, [Empowering Designs With Power Management IC \(PMIC\) for Processor Applications](#) application report
- Texas Instruments, [TPS65218EVM](#) user's guide
- Texas Instruments, [TPS65218 Power Management Integrated Circuit \(PMIC\) for Industrial Applications](#) application report

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 サポート・リソース

**TI E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

### 12.4 Trademarks

Sitara™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 12.6 用語集

#### TI 用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS6521825RSLR	Active	Production	VQFN (RSL)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	T6521825
TPS6521825RSLR.A	Active	Production	VQFN (RSL)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	T6521825
TPS6521825RSLT	Active	Production	VQFN (RSL)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	T6521825
TPS6521825RSLT.A	Active	Production	VQFN (RSL)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	T6521825

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6521825RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS6521825RSLT	VQFN	RSL	48	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6521825RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS6521825RSLT	VQFN	RSL	48	250	210.0	185.0	35.0

# GENERIC PACKAGE VIEW


**RSL 48**

**VQFN - 1 mm max height**

**6 x 6, 0.4 mm pitch**

**QUAD FLATPACK - NO LEAD**


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225749/A


# PACKAGE OUTLINE

RSL0048G



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4231403/A 12/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RSL0048G

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RSL0048G

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4231403/A 12/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月