
SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

- Available in 5-V, 4.85-V, and 3.3-V
  Fixed-Output and Adjustable Versions
- Very Low-Dropout Voltage . . . Maximum of 32 mV at I<sub>O</sub> = 100 mA (TPS71H50)
- Very Low Quiescent Current Independent of Load . . . 285 μA Typ
- Extremely Low Sleep-State Current 0.5 μA Max
- 2% Tolerance Over Specified Conditions For Fixed-Output Versions
- Output Current Range of 0 mA to 500 mA
- TSSOP Package Option Offers Reduced Component Height for Space-Critical Applications
- Thermally Enhanced Surface-Mount Package
- Power-Good (PG) Status Output

#### description

The TPS71Hxx integrated circuits are a family of micropower low-dropout (LDO) voltage regulators. An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performance is achieved by replacing the typical pnp pass transistor with a PMOS device.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 32 mV at an output current of 100 mA for the TPS71H50) and is directly



NC – No internal connection

<sup>†</sup>SENSE – Fixed voltage options only (TPS71H33,

\_ TPS71H48, and TPS71H50)

<sup>‡</sup>FB – Adjustable version only (TPS71H01)

proportional to the output current (see Figure 1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and remains independent of output loading (typically 285  $\mu$ A over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. The LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 0.5  $\mu$ A maximum at T<sub>J</sub> = 25°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### description (continued)



Power good (PG) reports low output voltage and can be used to implement a power-on reset or a low-battery indicator.

The TPS71Hxx is offered in 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version). The TPS71Hxx family is available in a TSSOP (20-pin) thermally enhanced surface-mount power package. The package has an innovative thermal pad that, when soldered to the printed-wiring board (PWB), enables the device to dissipate several watts of power (see Thermal Information section). Maximum height of the package is 1.2 mm.

ΤJ	OUTPU	JT VOLT (V)	TSSOP			
	MIN	TYP	MAX	(PWP)		
	4.9	5	5.1	TPS71H50QPWPLE		
	4.75	4.85	4.95	TPS71H48QPWPLE		
–55°C to 150°C	3.23	3.3	3.37	TPS71H33QPWPLE		
	Adjustable <sup>†</sup> 1.2 V to 9.75 V		TPS71H01QPWPLE			

**AVAILABLE OPTIONS** 

<sup>†</sup> The PWP package is only available left-end taped and reeled, as indicated by the LE suffix on the device type. The TPS71H01Q is programmable using an external resistor divider (see application information).



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

UNIT

Ω

kΩ

kΩ

kΩ


464

41

4


17

76



<sup>†</sup> TPS71H33, TPS71H48, TPS71H50 (fixed-voltage options) <sup>‡</sup> Capacitor selection is nontrivial. See application information section for details.

#### **Figure 2. Typical Application Configuration**



functional block diagram

<sup>†</sup> Switch positions are shown with  $\overline{EN}$  low (active).

<sup>‡</sup> For most applications, SENSE should be externally connected to OUT as close as possible to the device. (For other implementations, refer to SENSE-pin connection discussion in Applications Information section.)



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range <sup>‡</sup> , V <sub>I</sub> , PG, SENSE, <del>EN</del> Output current, I <sub>O</sub>	
Continuous total power dissipation	See Dissipation Rating Tables 1 and 2
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltage values are with respect to network terminal ground.

#### DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURE (see Figure 3)§

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 125°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
PWP¶	700 mW	5.6 mW/°C	448 mW	140 mW

#### DISSIPATION RATING TABLE 2 - CASE TEMPERATURE (see Figure 4)§

PACKAGE	T <sub>C</sub> ≤ 62.5°C	DERATING FACTOR	T <sub>C</sub> = 70°C	T <sub>C</sub> = 125°C
	POWER RATING	ABOVE T <sub>C</sub> = 62.5°C	POWER RATING	POWER RATING
PWP¶	25 W	285.7 mW/°C	22.9 W	7.1 W

§ Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.

Refer to Thermal Information section for detailed power dissipation considerations when using the TSSOP packages.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002




Figure 4

<sup>†</sup> Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

#### recommended operating conditions

		MIN	MAX	UNIT
Input voltage, V <sub>I</sub> †	TPS71H01Q	2.5	10	
	TPS71H33Q	3.77	10	
	TPS71H48Q	5.2	10	V
	TPS71H50Q	5.33	10	
High-level input voltage at EN, VIH		2		V
Low-level input voltage at $\overline{\text{EN}}$ , V <sub>IL</sub>			0.5	V
Output current range, IO		0	500	mA
Operating virtual junction temperature ran	ige, TJ	-40	125	°C

<sup>†</sup> Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for your maximum output current, use the following equation: V<sub>I</sub>(min) = V<sub>O</sub>(max) + V<sub>DO</sub>(max load)

Because the TPS71H01 is programmable,  $r_{DS(on)}$  should be used to calculate  $V_{DO}$  before applying the above equation. The equation for calculating  $V_{DO}$  from  $r_{DS(on)}$  is given in Note 2 in the electrical characteristics table. The minimum value of 2.5 V is the absolute lower limit for the recommended input voltage range for the TPS71H01.

# electrical characteristics at I<sub>O</sub> = 10 mA, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F/CSR<sup>‡</sup> = 1 $\Omega$ , SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS§	ТЈ	TPS71H0 TPS71H4	1Q, TPS7 8Q, TPS7		UNIT
			J J	MIN	TYP	MAX	
	<b>EN</b> ≤ 0.5 V,	$V_{I} = V_{O} + 1 V_{i}$	25°C		285	350	
Ground current (active mode)	$0 \text{ mA} \le I_O \le 500 \text{ m}$		$-40^{\circ}$ C to $125^{\circ}$ C			460	μA
Input ourrant (standby mode)	EN = VI,	2.7 V ≤ VI ≤ 10 V	25°C			0.5	
Input current (standby mode)	EIN = V,	$2.7 \vee \leq \vee \leq 10 \vee$	$-40^{\circ}$ C to $125^{\circ}$ C			2	μA
Output oursent limit	N- 0	V. 40.V	25°C		1.2	2	•
Output current limit	V <sub>O</sub> = 0,	V <sub>I</sub> = 10 V	$-40^{\circ}$ C to $125^{\circ}$ C			2	A
Pass-element leakage current in standby		27/////////////////////////////////////	25°C			0.5	
mode	$\overline{EN} = V_{I}, \qquad 2.7 \; V \le V_{I} \le 1$	$2.7~V \leq V_{j} \leq 10~V$	$-40^{\circ}$ C to $125^{\circ}$ C			1	μA
	Normal operation,	V <sub>PG</sub> = 10 V	25°C		0.02	0.5	
PG leakage current			-40°C to 125°C			0.5	μA
Output voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C
Thermal shutdown junction temperature					165		°C
	$2.5 \text{ V} \leq \text{V}_{I} \leq 6 \text{ V}$			2			
EN logic high (standby mode)	$6 \text{ V} \leq \text{V}_{\text{I}} \leq 10 \text{ V}$		–40°C to 125°C	2.7			V
			25°C			0.5	
EN logic low (active mode)	$2.7 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$		-40°C to 125°C			0.5	V
EN hysteresis voltage			25°C		50		mV
			25°C	-0.5		0.5	
EN input current	$0 V \le V_I \le 10 V$		-40°C to 125°C	-0.5		0.5	μA
			25°C		2.05	2.5	
Minimum VI for active pass element			-40°C to 125°C			2.5	V
	J= a 200 ··· A	la a 200 ··· A	25°C		1.06	1.5	
Minimum V <sub>I</sub> for valid PG	IPG = 300 μA IPG = 300 μA		-40°C to 125°C			1.9	V

<sup>‡</sup>CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

§ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

# TPS71H01 electrical characteristics at I<sub>O</sub> = 10 mA, V<sub>I</sub> = 3.5 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F/CSR<sup>†</sup> = 1 $\Omega$ , FB shorted to OUT at device leads (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>‡</sup>		Тј	TPS71H01Q			UNIT	
FARAMETER	1251 COI		۰J	MIN	TYP	MAX	UNIT	
	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA	25°C		1.178		V	
Reference voltage (measured at FB with OUT connected to FB)	2.5 V $\leq$ V <sub>I</sub> $\leq$ 10 V, See Note 1	5 mA $\leq$ I <sub>O</sub> $\leq$ 500 mA,	-40°C to 125°C	1.143		1.213	V	
Reference voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C	
	N 0 4 M	50 ··· A < La < 450 ··· A	25°C		0.7	1		
	V <sub>I</sub> = 2.4 V,	$50 \ \mu A \le I_O \le 150 \ mA$	$-40^{\circ}C$ to $125^{\circ}C$			1		
	N 0.4 M	450	25°C		0.83	1.3		
Pass-element series resistance	V <sub>I</sub> = 2.4 V,	$150~mA \le I_O \le 500~mA$	-40°C to 125°C			1.3		
(see Note 2)	N 00V	50 A ( ) ( 500 m A	25°C		0.52	0.85	Ω	
	V <sub>I</sub> = 2.9 V,	$50 \ \mu A \leq I_O \leq 500 \ mA$	-40°C to 125°C			0.85		
	V <sub>I</sub> = 3.9 V,	$50 \ \mu A \le I_O \le 500 \ mA$	25°C		0.32			
	V <sub>I</sub> = 5.9 V,	$50 \ \mu A \le I_O \le 500 \ mA$	25°C		0.23			
	$V_{I} = 2.5 V$ to 10 V,	50 $\mu$ A $\leq$ I <sub>O</sub> $\leq$ 500 mA,	25°C			18	mV	
Input regulation	See Note 1		-40°C to 125°C			25		
	$I_{O} = 5 \text{ mA to } 500 \text{ mA},$	2.5 V $\leq$ V $_{I}$ $\leq$ 10 V,	25°C			14	mV	
	See Note 1		-40°C to 125°C			25		
Output regulation	$I_{O} = 50 \ \mu A \text{ to } 500 \ \text{mA},  2.5 \ \text{V} \le \text{V}_{I} \le 10 \ \text{V},$	2.5 V $\leq$ V <sub>I</sub> $\leq$ 10 V,	25°C			22		
	See Note 1	•	-40°C to 125°C			54	mV	
		I <sub>O</sub> = 50 μA	25°C	48	59		dB	
			-40°C to 125°C	44				
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 500 mA,	25°C	45	54			
		See Note 1	-40°C to 125°C	44				
Output noise-spectral density	f = 120 Hz	-	25°C		2		μV/√Hz	
		C <sub>O</sub> = 4.7 μF	25°C		95			
Output noise voltage	10 Hz ≤ f ≤ 100 kHz, CSR <sup>†</sup> = 1 Ω	C <sub>O</sub> = 10 μF	25°C		89		μVrms	
	CSR1 = 1 52	C <sub>O</sub> = 100 μF	25°C		74			
PG trip-threshold voltage§	V <sub>FB</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C	1.101		1.145	V	
PG hysteresis voltage§	Measured at V <sub>FB</sub>		25°C		12		mV	
			25°C		0.1	0.4		
PG output low voltage§	I <sub>PG</sub> = 400 μA,	V <sub>I</sub> = 2.13 V	-40°C to 125°C			0.4	V	
			25°C	-10	0.1	10	^	
FB input current			-40°C to 125°C	-20		20	nA	

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 1. When V<sub>I</sub> < 2.9 V and I<sub>O</sub> > 150 mA simultaneously, pass element r<sub>DS(on)</sub> increases (see Figure 27) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

2. To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

 $r_{DS(on)}$  is a function of both output current and input voltage. The parametric table lists  $r_{DS(on)}$  for V<sub>1</sub> = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. (For other programmed values, see Figure 26.)



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

# TPS71H33 electrical characteristics at I<sub>O</sub> = 10 mA, V<sub>I</sub> = 4.3 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F/CSR<sup>†</sup> = 1 $\Omega$ , SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>‡</sup>		-	TPS71H33Q			
PARAMETER			Тј	MIN	TYP	MAX	UNIT
<b>O</b> ( , , , );	V <sub>I</sub> = 4.3 V,	I <sub>O</sub> = 10 mA	25°C		3.3		
Output voltage	$4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	3.23		3.37	V
	L 10 1	N 0.00 M	25°C		4.5	7	
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 3.23 V	-40°C to 125°C			8	7
Dreneutuskens	1 100 1	V 0.00 V	25°C		47	60	
Dropout voltage	I <sub>O</sub> = 100 mA,	V <sub>I</sub> = 3.23 V	-40°C to 125°C			80	mV
	L 500 m A	V 0.00 V	25°C		235	300	7
	I <sub>O</sub> = 500 mA,	V <sub>I</sub> = 3.23 V	-40°C to 125°C			400	7
Pass-element series	(3.23 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 3.23 V,	25°C		0.47	0.6	
resistance	I <sub>O</sub> = 500 mA		-40°C to 125°C			0.8	Ω
	V <sub>I</sub> = 4.3 V to 10 V, 5	$50 \ \mu A \le I_O \le 500 \ mA$	25°C			20	mV
Input regulation			-40°C to 125°C			27	
	I <sub>O</sub> = 5 mA to 500 mA,	$4.3~V \le V_{I} \le 10~V$	25°C		21	38	mV
			-40°C to 125°C			75	mv
Output regulation		= 50 $\mu A$ to 500 mA, $~~$ 4.3 V $\leq$ V $_{I} \leq$ 10 V	25°C		30	60	
	$10 = 50 \mu\text{A}$ to 500 mA,		-40°C to 125°C			120	mV
			25°C	43	54		
Disale este stice	( 10011-	I <sub>O</sub> = 50 μA	$-40^{\circ}$ C to $125^{\circ}$ C	40			
Ripple rejection	f = 120 Hz	500	25°C	39	49		dB
		I <sub>O</sub> = 500 mA	$-40^{\circ}$ C to $125^{\circ}$ C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		274		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		228		μVrms
	C3R1 = 1 12	C <sub>O</sub> = 100 μF	25°C		159		1
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C	2.868		3	V
PG hysteresis voltage	1	-	25°C		35		mV
			25°C		0.22	0.4	
PG output low voltage	$I_{PG} = 1 \text{ mA},$	V <sub>I</sub> = 2.8 V	-40°C to 125°C			0.4	- V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

# TPS71H48 electrical characteristics at I<sub>O</sub> = 10 mA, V<sub>I</sub> = 5.85 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F/CSR<sup>†</sup> = 1 $\Omega$ , SENSE shorted to OUT (unless otherwise noted)

	TEST CONDITIONS <sup>‡</sup>		-	TPS71H48Q			
PARAMETER	TEST CON	DITIONS+	ТJ	MIN	TYP	MAX	UNIT
0 · · · ·	V <sub>I</sub> = 5.85 V,	I <sub>O</sub> = 10 mA	25°C		4.85		
Output voltage	5.85 V $\leq$ V <sub>I</sub> $\leq$ 10 V,	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	4.75		4.95	V
	L 10 1		25°C		2.9	6	
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			8	1
Description	400 4		25°C		30	37	
Dropout voltage	I <sub>O</sub> = 100 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			54	mV
			25°C		150	180	
	I <sub>O</sub> = 500 mA,	V <sub>I</sub> = 4.75 V	-40°C to 125°C			250	
Pass-element series	(4.75 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 4.75 V,	25°C		0.32	0.35	
resistance	I <sub>O</sub> = 500 mA		-40°C to 125°C			0.52	Ω
		$50 \ \mu A \le I_O \le 500 \ mA$	25°C			27	mV
Input regulation	V <sub>I</sub> = 5.85 V to 10 V,		-40°C to 125°C			37	
	$I_{O} = 5 \text{ mA to } 500 \text{ mA},$	$5.85~V \leq V_{I} \leq 10~V$	25°C		12	42	
			-40°C to 125°C			80	mV
Output regulation	$I_{O} = 50 \ \mu A$ to 500 mA,	$5.85~V \le V_I \le 10~V$	25°C		42	60	mV
			-40°C to 125°C			130	
			25°C	42	53		
		I <sub>O</sub> = 50 μA	-40°C to 125°C	39			1
Ripple rejection	f = 120 Hz		25°C	39	50		dB
		I <sub>O</sub> = 500 mA	-40°C to 125°C	35			
Output noise-spectral density	f = 120 Hz	-	25°C		2		μV/√Hz
		C <sub>O</sub> = 4.7 μF	25°C		410		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz, CSR <sup>†</sup> = 1 Ω	C <sub>O</sub> = 10 μF	25°C		328		μVrms
1 0	CSR1 = 1 12	C <sub>O</sub> = 100 μF	25°C		212		
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C	4.5		4.7	V
PG hysteresis voltage			25°C		50		mV
	1		25°C		0.2	0.4	
PG output low voltage	I <sub>PG</sub> = 1.2 mA,	V <sub>I</sub> = 4.12 V	-40°C to 125°C			0.4	V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

# TPS71H50 electrical characteristics at I<sub>O</sub> = 10 mA, V<sub>I</sub> = 6 V, $\overline{EN}$ = 0 V, C<sub>O</sub> = 4.7 $\mu$ F/CSR<sup>†</sup> = 1 $\Omega$ , SENSE shorted to OUT (unless otherwise noted)

DADAMETED	TEST CONDITIONS <sup>‡</sup>		T	TPS71H50Q				
PARAMETER			TJ –	MIN	TYP	MAX	UNIT	
0.4.4	V <sub>I</sub> = 6 V,	I <sub>O</sub> = 10 mA	25°C		5			
Output voltage	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	4.9		5.1	V	
		V 4.00 V	25°C		2.9	6		
	I <sub>O</sub> = 10 mA,	V <sub>I</sub> = 4.88 V	-40°C to 125°C			8		
Dresservetworks	1 100 1	V 4.00.V	25°C		27	32		
Dropout voltage	I <sub>O</sub> = 100 mA,	V <sub>I</sub> = 4.88 V	-40°C to 125°C			47	mV	
	L 500 m A	V 4.00.V	25°C		146	170	]	
	I <sub>O</sub> = 500 mA,	V <sub>I</sub> = 4.88 V	-40°C to 125°C			230		
Pass-element series	(4.88 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 4.88 V.	25°C		0.29	0.32		
resistance	I <sub>O</sub> = 500 mA		-40°C to 125°C			0.47	Ω	
	$V_{I} = 6 V$ to 10 V,	50 $\mu$ A $\leq$ I <sub>O</sub> $\leq$ 500 mA	25°C			25	mV	
Input regulation			-40°C to 125°C			32	mv	
	$I_{O} = 5 \text{ mA to } 500 \text{ mA},$	$6~V \leq V_{I} \leq 10~V$	25°C		30	45	mV	
			-40°C to 125°C			86	mv	
Output regulation	$I_{O} = 50 \ \mu A$ to 500 mA,	$6~V \leq V_{I} \leq 10~V$	25°C		45	65	mV	
			-40°C to 125°C			140	mv	
		1	25°C	45	55		J	
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 50 μA	-40°C to 125°C	40			db.	
Ripple rejection	1 = 120 HZ	$1_{0} - 500 m^{1}$	25°C	42	52		dB	
		I <sub>O</sub> = 500 mA	-40°C to 125°C	36				
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√Hz	
		C <sub>O</sub> = 4.7 μF	25°C		430			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		345		μVrms	
	$CSRT = T \Omega$	C <sub>O</sub> = 100 μF	25°C		220		1	
PG trip-threshold voltage	VO voltage decreasing	from above VPG	-40°C to 125°C	4.55		4.75	V	
PG hysteresis voltage			25°C		53		mV	
-			25°C		0.2	0.4		
PG output low voltage	IPG = 1.2 mA,	V <sub>I</sub> = 4.25 V	-40°C to 125°C			0.4	V	

<sup>†</sup>CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002


### **TYPICAL CHARACTERISTICS**

### **Table of Graphs**

			FIGURE
		vs Output current	5
lQ	Quiescent current	vs Input voltage	6
-		vs Free-air temperature	7
V <sub>DO</sub>	Typical dropout voltage	vs Output current	8
$\Delta V_{DO}$	Change in dropout voltage	vs Free-air temperature	9
ΔVO	Change in output voltage	vs Free-air temperature	10
VO	Output voltage	vs Input voltage	11
ΔVO	Change in output voltage	vs Input voltage	12
			13
			14
VO	Output voltage	vs Output current	15
			16
			17
			18
	Ripple rejection	vs Frequency	19
			20
			21
			22
	Output spectral noise density	vs Frequency	23
			24
<sup>r</sup> DS(on)	Pass-element resistance	vs Input voltage	25
R	Divider resistance	vs Free-air temperature	26
II(SENSE)	SENSE current	vs Free-air temperature	27
	FB leakage current	vs Free-air temperature	28
	Minimum input voltage for active-pass element	vs Free-air temperature	29
VI	Minimum input voltage for valid PG	vs Free-air temperature	30
l <sub>I(EN)</sub>	Input current (EN)	vs Free-air temperature	31
	Output voltage response from enable (EN)		32
V <sub>PG</sub>	Power-good (PG) voltage	vs Output voltage	33
			34
CSR	Compensation series resistance	vs Output current	35
			36
CSR	Compensation series resistance	vs Ceramic capacitance	37
			38
CSR	Compensation series resistance	vs Output current	39
			40
CSR	Compensation series resistance	vs Ceramic capacitance	41




SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002






SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002






SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002






SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002






SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002






SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002






SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002




SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002








SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002






SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

#### **TYPICAL CHARACTERISTICS**



 $\dagger \text{CSR}$  values below 0.1  $\Omega$  are not recommended.

SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002



<sup>†</sup>Ceramic capacitor

Figure 42. Test Circuit for Typical Regions of Stability (see Figures 34 through 41)



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

#### standard TSSOP-20

In response to system-miniaturization trends, integrated circuits are being offered in low-profile and fine-pitch surface-mount packages. Implementation of many of today's high-performance devices in these packages requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are illustrated in this discussion:

- Improving the power-dissipation capability of the PWB design
- Improving the thermal coupling of the component to the PWB
- Introducing airflow in the system

Figure 43 is an example of a thermally enhanced PWB layout for the 20-lead TSSOP package. This layout involves adding copper on the PWB to conduct heat away from the device. The  $R_{\theta JA}$  for this component/board system is illustrated in Figure 44. The family of curves illustrates the effect of increasing the size of the copper-heat-sink surface area. The PWB is a standard FR4 board (L × W × H = 3.2 inch × 3.2 inch × 0.062 inch); the board traces and heat sink area are 1-oz (per square foot) copper.




Figure 43. Thermally Enhanced PWB Layout (not to scale) for the 20-Pin TSSOP


Figure 45 shows the thermal resistance for the same system with the addition of a thermally conductive compound between the body of the TSSOP package and the PWB copper routed directly beneath the device. The thermal conductivity for the compound used in this analysis is 0.815 W/m  $\times$  °C.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

### standard TSSOP-20 (continued)



Using these figures to determine the system  $R_{\theta JA}$  allows the maximum power-dissipation limit to be calculated with the equation:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA(system)}}$$

Where

 $T_{J(max)}$  is the maximum allowable junction temperature (i.e., 150°C absolute maximum and 125°C maximum recommended operating temperature for specified operation).

This limit should then be applied to the internal power dissipated by the TPS71Hxx regulator. The equation for calculating total internal power dissipation of the TPS71Hxx is:

$$\mathsf{P}_{\mathsf{D}(\mathsf{total})} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \cdot \mathsf{I}_{\mathsf{O}} + \mathsf{V}_{\mathsf{I}} \cdot \mathsf{I}_{\mathsf{Q}}$$

Because the quiescent current of the TPS71Hxx family is very low, the second term is negligible, further simplifying the equation to:

$$\mathsf{P}_{\mathsf{D}(\mathsf{total})} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \cdot \mathsf{I}_{\mathsf{O}}$$



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

#### standard TSSOP-20 (continued)

For a 20-lead TSSOP/FR4 board system with thermally conductive compound between the board and the device body, where  $T_A = 55^{\circ}C$ , airflow = 100 ft/min, copper heat sink area = 1 cm<sup>2</sup>, the maximum power-dissipation limit can be calculated. As indicated in Figure 45, the system  $R_{\theta JA}$  is 94°C/W; therefore, the maximum power-dissipation limit is:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}(\mathsf{system})} = \frac{125^\circ \mathsf{C} - 55^\circ \mathsf{C}}{94^\circ \mathsf{C}/\mathsf{W}} = 745 \text{ mW}$$

If the system implements a TPS71H48 regulator where  $V_I = 6 V$  and  $I_O = 385 mA$ , the internal power dissipation is:

$$P_{D(total)} = (V_{I} - V_{O}) \cdot I_{O} = (6 - 4.85) \cdot 0.385 = 443 \text{ mW}$$

Comparing  $P_{D(total)}$  with  $P_{D(max)}$  reveals that the power dissipation in this example does not exceed the maximum limit. When it does, one of two corrective actions can be taken. The power-dissipation limit can be raised by increasing the airflow or the heat-sink area. Alternatively, the internal power dissipation of the regulator can be lowered by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters.

#### thermally enhanced TSSOP-20

The thermally enhanced PWP package is based on the 20-pin TSSOP, but includes a thermal pad [see Figure 46(c)] to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, suffer from several shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a pin-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PWP package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.


The PWP package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a lead-frame design (patent pending) and manufacturing technique to provide the user with direct connection to the heat-generating IC. When this pad is soldered or otherwise coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

### thermally enhanced TSSOP-20 (continued)



Bottom View (c)

Figure 46. Views of Thermally Enhanced PWP Package


Because the conduction path has been enhanced, power-dissipation capability is determined by the thermal considerations in the PWB design. For example, simply adding a localized copper plane (heat-sink surface), which is coupled to the thermal pad, enables the PWP package to dissipate 2.5 W in free air (reference Figure 48(a), 8 cm<sup>2</sup> of copper heat sink and natural convection). Increasing the heat-sink size increases the power dissipation range for the component. The power dissipation limit can be further improved by adding airflow to a PWB/IC assembly (see Figures 47 and 48). The line drawn at 0.3 cm<sup>2</sup> in Figures 47 and 48 indicates performance at the minimum recommended heat-sink size, illustrated in Figure 50.

The thermal pad is directly connected to the substrate of the IC, which for the TPS71HxxQPWP series is a secondary electrical connection to device ground. The heat-sink surface that is added to the PWB can be a ground plane or left electrically isolated. In other TO220-type surface-mount packages, the thermal connection is also the primary electrical connection for a given terminal which is not always ground. The PWP package provides up to 12 independent leads that can be used as inputs and outputs (Note: leads 1, 2, 9, 10, 11, 12, 19, and 20 are internally connected to the thermal pad and the IC substrate).



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION



### thermally enhanced TSSOP-20 (continued)



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

### thermally enhanced TSSOP-20 (continued)




Figure 48. Power Ratings of the PWP Package at Ambient Temperatures of 25°C, 55°C, and 105°C




SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

#### thermally enhanced TSSOP-20 (continued)

Figure 49 is an example of a thermally enhanced PWB layout for use with the new PWP package. This board configuration was used in the thermal experiments that generated the power ratings shown in Figures 47 and 48. As discussed earlier, copper has been added on the PWB to conduct heat away from the device.  $R_{\theta JA}$  for this assembly is illustrated in Figure 47 as a function of heat-sink area. A family of curves is included to illustrate the effect of airflow introduced into the system.



Board thickness	62 mils
Board size	3.2 in. $\times$ 3.2 in.
Board material	FR4
Copper trace/heat sink	1 oz
Exposed pad mounting	63/67 tin/lead solder

#### Figure 49. PWB Layout (Including Copper Heatsink Area) for Thermally Enhanced PWP Package

From Figure 47,  $R_{\theta JA}$  for a PWB assembly can be determined and used to calculate the maximum power-dissipation limit for the component/PWB assembly, with the equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta} JA(system)}$$

Where

 $T_J$ max is the maximum specified junction temperature (150°C absolute maximum limit, 125°C recommended operating limit) and  $T_A$  is the ambient temperature.

P<sub>D(max)</sub> should then be applied to the internal power dissipated by the TPS71H33QPWP regulator. The equation for calculating total internal power dissipation of the TPS71H33QPWP is:

$$\mathsf{P}_{\mathsf{D}(\mathsf{total})} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}} + \mathsf{V}_{\mathsf{I}} \times \mathsf{I}_{\mathsf{Q}}$$

Since the quiescent current of the TPS71H33QPWP is very low, the second term is negligible, further simplifying the equation to:

$$\mathsf{P}_{\mathsf{D(total)}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

For the case where  $T_A = 55^{\circ}C$ , airflow = 200 ft/min, copper heat-sink area = 4 cm<sup>2</sup>, the maximum power-dissipation limit can be calculated. First, from Figure 47, we find the system  $R_{\theta JA}$  is 50°C/W; therefore, the maximum power-dissipation limit is:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}}\mathsf{max} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\theta}\mathsf{J}\mathsf{A}(\mathsf{system})} = \frac{125\,^\circ\!\!\mathbb{C} - 55\,^\circ\!\!\mathbb{C}}{50\,^\circ\!\!\mathbb{C}/\mathsf{W}} = 1.4\,\mathsf{W}$$



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

#### thermally enhanced TSSOP-20 (continued)

If the system implements a TPS71H33QPWP regulator, where  $V_I = 6 V$  and  $I_O = 500 \text{ mA}$ , the internal power dissipation is:

$$P_{D(total)} = (V_{I} - V_{O}) \times I_{O} = (6 - 3.3) \times 0.5 = 1.35 W$$

Comparing  $P_{D(total)}$  with  $P_{D(max)}$  reveals that the power dissipation in this example does not exceed the calculated limit. When it does, one of two corrective actions should be made: raising the power-dissipation limit by increasing the airflow or the heat-sink area, or lowering the internal power dissipation of the regulator by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters.

#### mounting information

Since the thermal pad is not a primary connection for an electrical signal, the importance of the electrical connection is not significant. The primary requirement is to complete the thermal contact between the thermal pad and the PWB metal. The thermal pad is a solderable surface and is fully intended to be soldered at the time the component is mounted. Although voiding in the thermal-pad solder-connection is not desirable, up to 50% voiding is acceptable. The data included in Figures 47 and 48 is for soldered connections with voiding between 20% and 50%. The thermal analysis shows no significant difference resulting from the variation in voiding percentage.

Figure 50 shows the solder-mask land pattern for the PWP package. The minimum recommended heat-sink area is also illustrated. This is simply a copper plane under the body extent of the package, including metal routed under terminals 1, 2, 9, 10, 11, 12, 19, and 20.

#### reliability information

This section includes demonstrated reliability test results obtained from the qualification program. Accelerated tests are performed at high-stress conditions so that product reliability can be established during a relatively short test duration. Specific stress conditions are chosen to represent accelerated versions of various deviceapplication environments and allow meaningful extrapolation to normal operating conditions.

#### component level reliability test results




Figure 50. PWP Package Land Pattern

#### preconditioning

Preconditioning of components prior to reliability testing is employed to simulate the actual board assembly process used by the customer. This ensures that reliability test results are more representative of those that would be seen in the final application. The general form of the preconditioning sequence includes a moisture soak followed by multiple vapor-phase-reflow or infrared-reflow solder exposures. All components used in the following reliability tests were preconditioned in accordance with JEDEC Test Method A113 for Level 1 (not moisture-sensitive) products.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

#### high-temperature life test

High-temperature life testing is used to demonstrate long-term reliability of the product under bias. The potential failure mechanisms evaluated with this stress are those associated with dielectric integrity and design or process sensitivity to mobile-ion phenomena. Components are tested at an elevated ambient temperature of 155°C for an extended period. Results are derated using the Arrhenius equation to an equivalent number of unit hours at a representative application temperature. The corresponding predicted failure rate is expressed in FITs, or failures per billion device-hours. The failure rate shown in this case is data-limited since no actual failures were experienced during qualification testing.

PREDICTED LONG-TERM FAILURE RATE								
Number of Units	FITs at 50% CL							
325	24,468,090	36.2						

#### biased humidity test

Biased humidity testing is used to evaluate the effects of moisture penetration on plastic-encapsulated devices under bias. This stress verifies the integrity of the package construction and the die passivation system. The primary potential failure mechanism is electrolytic corrosion. Components are biased in a low power state to reduce heat dissipation and are subjected to a 120°C, 85%-relative-humidity environment for 100 hours.

#### BIASED HUMIDITY TEST RESULTS

Equivalent Unit Hours at 85°C and 85% RH	Failures
357,000	0

#### autoclave test

The autoclave stress is used to assess the capabilities of the die and package construction materials with respect to moisture ingress and extended exposure. Predominant failure mechanisms include leakage currents that result from internal moisture accumulation and galvanic corrosion resulting from reactions with any present ionic contaminants. Components are subjected to a 121°C, 15 PSIG, 100%-relative-humidity environment for 240 hours.

#### AUTOCLAVE TEST RESULTS

Total Unit Hours	Failures		
54,720	0		

#### thermal shock test

Thermal shock testing is used to evaluate the capability of the component to withstand mechanical stress resulting from differences in thermal coefficients of expansion among the die and package construction materials. Failure mechanisms are typically related to physical damage at interface locations between different materials. Components are cycled between  $-65^{\circ}$ C and  $150^{\circ}$ C in liquid mediums for a total duration of 1000 cycles.

THERMAL	SHOCK	TEST	RESULTS
---------	-------	------	---------

Total Unit Cycles	Failures
345,000	0



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### THERMAL INFORMATION

#### PWB assembly level reliability results

#### temperature cycle test

Temperature cycle testing of the PWB assembly is used to evaluate the capability of the assembly to withstand mechanical stress resulting from the differences in thermal coefficients of expansion among die, package, and PWB board materials. This testing is also used to sufficiently age the soldered thermal connection between the thermal pad and the Cu trace on the FR4 board and evaluate the degradation of the thermal resistance for a board-mounted test unit. The assemblies were cycled between temperature extremes of  $-40^{\circ}$ C and  $125^{\circ}$ C for a total duration of 730 cycles.

Total Unit Cycles	Failures	Average Change in R <sub>θ</sub> JA(system)
36,500	0	-0.41%

### solderability test

Solderability testing is used to simulate actual board-mount performance in a reflow process.

Solderability testing is conducted as follows: The test devices are first steam-aged for 8 hours. A stencil is used to apply a solder-paste terminal pattern on a ceramic substrate (nominal stencil thickness is 0.005 inch). The test units are manually placed on the solder-paste footprint with proper implements to avoid contamination. The ceramic substrate and components are subjected to the IR reflow process as follows:

#### IR REFLOW PROCESS

	PREHEAT SOAK	REFLOW
Temperature	150°C to 170°C	215°C to 230°C
Time	60 sec	60 sec

After cooling to room temperature, the component is removed from the ceramic substrate and the component terminals are subjected to visual inspection at 10X magnification.

Test results are acceptable if all terminations exhibit a continuous solder coating free of defects for a minimum 95% of the critical surface area of any individual termination. Causes for rejection include: dewetting, nonwetting, and pin holes. The component leads and the exposed thermal pad were evaluated against this criteria.

#### SOLDERABILITY TEST RESULTS

Number of Test Units	Failures
22	0

#### X-ray test

X-ray testing is used to examine and quantify the voiding of the soldered attachment between the thermal pad and the PWB copper trace. Voiding between 20% and 50% was observed on a 49-piece sample.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### **APPLICATION INFORMATION**

The TPS71Hxx series of low-dropout (LDO) regulators is designed to overcome many of the shortcomings of earlier-generation LDOs, while adding features such as a power-saving shutdown mode and a power-good indicator. The TPS71Hxx family includes three fixed-output voltage regulators: the TPS71H33 (3.3 V), the TPS71H48 (4.85 V), and the TPS71H50 (5 V). The family also offers an adjustable device, the TPS71H01 (adjustable from 1.2 V to 9.75 V).

#### device operation

The TPS71Hxx, unlike many other LDOs, features very low quiescent currents that remain virtually constant even with varying loads. Conventional LDO regulators use a pnp-pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). Close examination of the data sheets reveals that those devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves. The TPS71Hxx uses a PMOS transistor to pass current; because the gate of the PMOS element is voltage driven, operating currents are low and invariable over the full load range. The TPS71Hxx specifications reflect actual performance under load.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in I<sub>B</sub> to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS71Hxx quiescent current remains low even when the regulator drops out, eliminating both problems.

Included in the TPS71Hxx family is a 4.85-V regulator, the TPS71H48. Designed specifically for 5-V cellular systems, its 4.85-V output, regulated to within  $\pm$  2%, allows for operation within the low-end limit of 5-V systems specified to  $\pm$  5% tolerance; therefore, maximum regulated operating lifetime is obtained from a battery pack before the device drops out, adding crucial talk minutes between charges.

The TPS71Hxx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2  $\mu$ A. If the shutdown feature is not used,  $\overline{EN}$  should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 120  $\mu$ s.

#### minimum load requirements

The TPS71Hxx family is stable even at zero load; no minimum load is required for operation.

#### **SENSE-pin connection**

The SENSE pin of fixed-output devices must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### **APPLICATION INFORMATION**

#### external capacitor requirements

An input capacitor is not required; however, a ceramic bypass capacitor (0.047 pF to 0.1  $\mu$ F) improves load transient response and noise rejection if the TPS71Hxx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

As with most LDO regulators, the TPS71Hxx family requires an output capacitor for stability. A low-ESR 10- $\mu$ F solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 51). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2  $\Omega$  over temperature. Capacitors with published ESR specifications such as the AVX TPSD106K035R0300 and the Sprague 593D106X0035D2W work well because the maximum ESR at 25°C is 300 m $\Omega$  (typically, the ESR in solid-tantalum capacitors increases by a factor of 2 or less when the temperature drops from 25°C to  $-40^{\circ}$ C). Where component height and/or mounting area is a problem, physically smaller, 10- $\mu$ F devices can be screened for ESR. Figures 34 through 41 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

In applications with little or no high-frequency bypass capacitance (< 0.2  $\mu$ F), the output capacitance can be reduced to 4.7  $\mu$ F, provided ESR is maintained between 0.7 and 2.5  $\Omega$ . Because minimum capacitor ESR is seldom if ever specified, it may be necessary to add a 0.5- $\Omega$  to 1- $\Omega$  resistor in series with the capacitor and limit ESR to 1.5  $\Omega$  maximum. As shown in the ESR graphs (Figures 34 through 41), minimum ESR is not a problem when using 10- $\mu$ F or larger output capacitors.

The following is a partial listing of surface-mount capacitors usable with the TPS71Hxx family. This information (along with the ESR graphs, Figures 34 through 41) is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.




SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### **APPLICATION INFORMATION**

#### external capacitor requirements (continued)

All load and temperature cond	ditions with	up to 1 $\mu$ F of a	added cerami	c load capacitance:
PART NO.	MFR.	VALUE	MAX ESR <sup>†</sup>	SIZE (H $ imes$ L $ imes$ W) <sup>†</sup>
T421C226M010AS	Kemet	22 μF, 10 V	0.5	$2.8\times6\times3.2$
593D156X0025D2W	Sprague	15 μF, 25 V	0.3	$2.8\times7.3\times4.3$
593D106X0035D2W	Sprague	10 μF, 35 V	0.3	$2.8\times7.3\times4.3$
TPSD106M035R0300	AVX	10 μF, 35 V	0.3	$2.8\times7.3\times4.3$
Load < 200 mA, ceramic load	d capacitar	nce < 0.2 μF, fu	ull temperature	e range:
PART NO.	MFR.	VALUE	MAX ESR <sup>†</sup>	SIZE (H $ imes$ L $ imes$ W) <sup>†</sup>
592D156X0020R2T	Sprague	15 μF, 20 V	1.1	1.2  imes 7.2  imes 6
595D156X0025C2T	Sprague	15 μF, 25 V	1	$2.5\times7.1\times3.2$
595D106X0025C2T	Sprague	10 μF, 25 V	1.2	$2.5\times7.1\times3.2$
293D226X0016D2W	Sprague	22 μF, 16 V	1.1	$2.8\times7.3\times4.3$
Load < 100 mA, ceramic load	d capacitar	nce < 0.2 μF, fu	ull temperature	e range:
PART NO.	MFR.	VALUE	MAX ESR <sup>†</sup>	SIZE (H $ imes$ L $ imes$ W) <sup>†</sup>
195D106X06R3V2T	Sprague	10 μF, 6.3 V	1.5	$1.3\times3.5\times2.7$
195D106X0016X2T	Sprague	10 μF, 16 V	1.5	1.3  imes 7  imes 2.7
595D156X0016B2T	Sprague	15 μF, 16 V	1.8	$1.6\times 3.8\times 2.6$
695D226X0015F2T	Sprague	22 μF, 15 V	1.4	$1.8\times6.5\times3.4$
695D156X0020F2T	Sprague	15 μF, 20 V	1.5	$1.8\times6.5\times3.4$
695D106X0035G2T	Sprague	10 μF, 35 V	1.3	$2.5\times7.6\times2.5$
<sup>†</sup> Size is in mm_ESR is maximum res	sistance at 10	$0 \text{ kHz}$ and $T_{\Lambda} = 2^{\mu}$	5°C. Listings are	sorted by height

<sup>†</sup> Size is in mm. ESR is maximum resistance at 100 kHz and  $T_A = 25^{\circ}C$ . Listings are sorted by height.



<sup>†</sup> TPS71H33, TPS71H48, TPS71H50 (fixed-voltage options)

### Figure 51. Typical Application Circuit



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### **APPLICATION INFORMATION**

#### programming the TPS71H01 adjustable LDO regulator


Programming the adjustable regulators is accomplished using an external resistor divider as shown in Figure 52. The equation governing the output voltage is:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

where

V<sub>ref</sub> = reference voltage, 1.178 V typ

Resistors R1 and R2 should be chosen for approximately 7- $\mu$ A divider current. A recommended value for R2 is 169 k $\Omega$  with R1 adjusted for the desired output voltage. Smaller resistors can be used, but offer no inherent advantage and consume more power. Larger values of R1 and R2 should be avoided as leakage currents at FB will introduce an error. Solving equation 1 for R1 yields a more useful equation for choosing the appropriate resistance:



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	191	169	kΩ
3.3 V	309	169	kΩ
3.6 V	348	169	kΩ
4 V	402	169	kΩ
5 V	549	169	kΩ
6.4 V	750	169	kΩ

Figure 52. TPS71H01 Adjustable LDO Regulator Programming

#### power-good indicator

The TPS71Hxx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or as a low-battery indicator. PG does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.



SLVS152B - NOVEMBER 1996 - REVISED AUGUST 2002

### **APPLICATION INFORMATION**

#### regulator protection

The TPS71Hxx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS71Hxx also features internal current limiting and thermal protection. During normal operation, the TPS71Hxx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71H01QPWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TP71H01	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions a	are nominal
-------------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71H01QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71H01QPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0

# **PWP 20**


# **GENERIC PACKAGE VIEW**

# HTSSOP - 1.2 mm max height

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments





NOTES:

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated