


TPS769-Q1 100mA、16V、低ドロップアウト リニア レギュレータ

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1: -40°C ~ 125°C, T_A
- 入力電圧範囲:
 - 従来のチップ: 2.7V ~ 10V (絶対最大定格 13.5V)
 - 新しいチップ: 2.5V ~ 16V (絶対最大定格 18V)
- 出力電圧範囲 (調整可能):
 - 従来のチップ: 1.25V ~ 5.5V
 - 新しいチップ: 1.2V ~ 5.5V
- 出力電圧範囲 (固定):
 - 従来のチップ: 1.5V ~ 5V
 - 新しいチップ: 1.2V ~ 5V
- 高 PSRR (新チップ): 1MHz 時に 46dB
- 出力精度:
 - 従来のチップ: 3% 過負荷と温度
 - 新しいチップ: 1.2% 過負荷と温度
- ドロップアウト電圧:
 - 従来のチップ: 71mV (代表値)、100mA 時
 - 新しいチップ: 150mV (代表値)、100mA 時
- フォルト保護機能を搭載:
 - サーマル シャットダウン
 - 過電流保護
- 内部ソフトスタート時間 (新しいチップ): 750 μ s (標準値)
- 安定動作のための出力コンデンサ:
 - 従来のチップ: $\geq 4.7\mu$ F
 - 新しいチップ: $\geq 2.2\mu$ F
- パッケージ: 5 ピン SOT-23, $R_{\theta JA} = 178.6^\circ\text{C/W}$ (新しいチップ)

2 アプリケーション

- ハイブリッド、電動、パワートレイン システム
- ADAS モジュール
- インフォテインメントおよびクラスタ
- 産業用輸送システム



TPS76933-Q1 PSRR と出力電流との関係 (新しいチップ)

3 概要

TPS769-Q1 は、低ドロップアウト (LDO) リニア電圧レギュレータです。2.5V ~ 16V (新しいチップ) の入力電圧範囲に対応し、最大 100mA の負荷電流を供給できます。新しいチップの場合、対応している出力範囲は 1.2V ~ 5.0V (固定バージョン) または 1.2V ~ 5.5V (可変バージョン) です。


このデバイスは入力電圧範囲が広いと、レギュレートされたレール (10V または 12V など) で動作するのに適しています。新しいチップの電圧範囲は最大 16V です。この範囲により、LDO は、さまざまなアプリケーション用のバイアス電圧を生成できます。このようなアプリケーションとしては、パワー マイクロコントローラ (MCU) やプロセッサだけでなく、SiC (シリコン カーバイド) ゲートドライバやマイクなどがあります。

広帯域の PSRR 性能は、1kHz で 70dB 超、1MHz で 46dB を上回ります (新しいチップ)。この性能は、上流の DC/DC コンバータのスイッチング周波数を低減させ、レギュレータ後のフィルタリングを最小化するのに役立ちます。新しいチップは、内蔵ソフトスタート回路に対応し、スタートアップ時の突入電流が抑制されるため、入力容量の低減が可能です。

パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
TPS769-Q1	DBV (SOT-23, 5)	2.9mm × 2.8mm

- 詳細については、「[メカニカル、パッケージ、および注文情報](#)」を参照してください。
- パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



代表的なアプリケーション回路



Table of Contents

1 特長.....	1	6.4 Device Functional Modes.....	23
2 アプリケーション.....	1	7 Application and Implementation.....	25
3 概要.....	1	7.1 Application Information.....	25
4 Pin Configuration and Functions.....	2	7.2 Typical Application.....	25
5 Specifications.....	3	7.3 Power Supply Recommendations.....	33
5.1 Absolute Maximum Ratings.....	3	7.4 Layout.....	33
5.2 ESD Ratings.....	3	8 Device and Documentation Support.....	34
5.3 Recommended Operating Conditions.....	4	8.1 Device Support.....	34
5.4 Thermal Information.....	4	8.2 Documentation Support.....	34
5.5 Dissipation Ratings (Legacy Chip).....	5	8.3 ドキュメントの更新通知を受け取る方法.....	34
5.6 Electrical Characteristics.....	5	8.4 サポート・リソース.....	34
5.7 Typical Characteristics.....	8	8.5 Trademarks.....	34
5.8 Typical Characteristics: Supported ESR Range.....	16	8.6 静電気放電に関する注意事項.....	35
6 Detailed Description.....	20	8.7 用語集.....	35
6.1 Overview.....	20	9 Revision History.....	35
6.2 Functional Block Diagrams.....	20	10 Mechanical, Packaging, and Orderable Information.....	35
6.3 Feature Description.....	21		

4 Pin Configuration and Functions




図 4-1. DBV Package, 5-Pin SOT-23 (Top View)

表 4-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	IN	I	Input pin. Use the recommended capacitor value as listed in the Recommended Operating Conditions . Place the input capacitor as close to the IN and GND pins of the device as possible. See the Input and Output Capacitor Requirements section for more information.
2	GND	—	Ground.
3	EN	I	Enable pin. Driving the enable pin low enables the device. Driving this pin high disables the device. Low and high thresholds are listed in the Electrical Characteristics table.
4	FB/NC	I	Adjustable version (TPS76901-Q1): Feedback pin. Input to the control-loop error amplifier. This pin sets the output voltage of the device with external resistors. Do not float this pin. Fixed version: No connection (legacy chip). Do not connect (new chip).
5	OUT	O	Output pin. Use the recommended capacitor value as listed in the Recommended Operating Conditions . Place the output capacitor as close to the OUT and GND pins of the device as possible. See the Input and Output Capacitor Requirements section for more information.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
V _{IN}	Continuous input voltage (legacy chip)	–0.3	13.5	V
	Continuous input voltage (new chip)	–0.3	18	
V _{OUT}	Output voltage (legacy chip)	–0.3	7	
	Output voltage (new chip)	–0.3	V _{IN} + 0.3 or 7 (whichever is smaller)	
V _{FB}	FB pin voltage (legacy chip)	–0.3	7	
	FB pin voltage (new chip)	–0.3	3	
V _{EN}	EN pin voltage (legacy chip)	–0.3	V _{IN} + 0.3	
	EN pin voltage (new chip)	–0.3	18	
Current	Maximum output	Internally limited		A
Temperature	Operating junction temperature, T _J (legacy chip)	–40	150	°C
	Operating junction temperature, T _J (new chip)	–55	150	
	Storage, T _{stg}	–65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages with respect to GND.

5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	N/A	±1000	

- (1) JEDEC document JEP155 states that 2kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{IN}	Supply input voltage (legacy chip)	2.7		10	V
	Supply input voltage (new chip)	2.5		16	
V_{OUT}	Output voltage (legacy chip)	1.25		5.5	V
	Output voltage (new chip)	1.2		5.5	
V_{FB}	FB voltage (legacy chip)		1.224		V
	FB voltage (new chip)		1.2		
V_{EN}	Enable voltage (legacy chip)	0		V_{IN}	V
	Enable voltage (new chip)	0		16	
I_{OUT}	Output current	0		100	mA
$C_{IN}^{(1)}$	Input capacitor		1		μF
$C_{OUT}^{(1)}$	Output capacitor (legacy chip)	4.7			μF
	Output capacitor (new chip)	2.2		200	
ESR	ESR range (legacy chip)	0.2		10	Ω
	ESR range (new chip)	0		3	
T_J	Operating junction temperature	-40		125	$^{\circ}C$

- (1) All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 μF minimum for stability.

5.4 Thermal Information

THERMAL METRIC (TPS769-Q1) ^{(1) (2)}		Legacy chip	New chip	UNIT
		DBV (SOT23-5)	DBV (SOT23-5)	
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	204.6	178.6	$^{\circ}C/W$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	117.5	77.9	$^{\circ}C/W$
$R_{\theta JB}$	Junction-to-board thermal resistance	34.4	47.2	$^{\circ}C/W$
ψ_{JT}	Junction-to-top characterization parameter	11.8	15.9	$^{\circ}C/W$
ψ_{JB}	Junction-to-board characterization parameter	33.5	46.9	$^{\circ}C/W$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
- (2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the [Impact of board layout on LDO thermal performance](#) application note.

5.5 Dissipation Ratings (Legacy Chip)

DISSIPATION RATINGS			UNIT
THERMAL METRIC	DBV (SOT-23) 5 PINS		
	Low K ⁽¹⁾	High K ⁽²⁾	
R _{θJC} (Junction-to-case thermal resistance)	65.8	65.8	°C/W
R _{θJA} (Junction-to-ambient thermal resistance)	259	180	°C/W
Derating factor above T _A = +25°C	3.9	5.6	mW/°C
Power rating (T _A < 25°C)	386	555	mW
Power rating (T _A = 70°C)	212	305	mW
Power rating (T _A = 85°C)	154	222	mW

- (1) The JEDEC Low K (1s) board design used to derive this data was a 3 inch x 3 inch, two layer board with 2 ounce copper traces on top of the board.
- (2) The JEDEC High K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

5.6 Electrical Characteristics

specified at T_J = –40°C to 125°C, V_{IN} = V_{OUT(nom)} + 1.0V or V_{IN} = 2.5V (whichever is greater), I_{OUT} = 10μA, $\overline{\text{EN}}$ = 0V, C_{IN} = 1.0μF, C_{OUT} = 2.2μF (unless otherwise noted); typical values are at T_J = 25°C

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUT}	Output voltage	Adjustable, legacy chip	1.2V ≤ V _{OUT} ≤ 5.5V, 10μA ≤ I _{OUT} ≤ 100mA, T _J = 25°C	V _{OUT}			V
			1.2V ≤ V _{OUT} ≤ 5.5V, 10μA ≤ I _{OUT} ≤ 100mA	0.97 × V _{OUT}		1.03 × V _{OUT}	
		Fixed, legacy chip	10μA ≤ I _{OUT} ≤ 100mA, T _J = 25°C, V _{OUT(nom)} + 1V < V _{IN} < 10V	V _{OUT}			
			10μA ≤ I _{OUT} ≤ 100mA, V _{OUT(nom)} + 1V < V _{IN} < 10V	0.97 × V _{OUT}		1.03 × V _{OUT}	
		New chip	10μA ≤ I _{OUT} ≤ 100mA, V _{OUT(nom)} + 1V < V _{IN} < 16V	0.988 × V _{OUT}		1.012 × V _{OUT}	
V _{FB}	Feedback voltage	Legacy chip		1.224			V
		New chip		1.2			
I _Q	Quiescent current (GND current)	Legacy chip	EN = 0V, 0mA ≤ I _{OUT} ≤ 100mA, T _J = +25°C	17			μA
			EN = 0V, I _{OUT} = 100mA			28	
		New chip	EN = 0V, I _{OUT} = 0mA (adjustable)	50		80	
			EN = 0V, I _{OUT} = 0mA (fixed)	55		95	
			EN = 0V, I _{OUT} = 100mA	620			
ΔV _{OUT(ΔV_{OUT})}	Output voltage line regulation (ΔV _{OUT} /V _{OUT})	Legacy chip	V _{OUT(NOM)} + 1.0V ≤ V _{IN} ≤ 10V, I _{OUT} = 100mA, T _J = 25°C	0.04			%V
		New chip	V _{OUT(NOM)} + 1.0V ≤ V _{IN} ≤ 16V, I _{OUT} = 10μA	0.032			
ΔV _{OUT(ΔI_{OUT})}	Output voltage load regulation	Legacy chip	0mA ≤ I _{OUT} ≤ 100mA, T _J = 25°C	12			mV
		New chip		20			
V _n	Output noise voltage	Legacy chip	BW = 300Hz to 50kHz, C _{OUT} = 10μF, T _J = 25°C	190			μV _{RMS}
		New chip	BW = 300Hz to 50kHz, I _{OUT} = 100mA, C _{OUT} = 4.7μF	165			
			BW = 10Hz to 100kHz, I _{OUT} = 100mA, C _{OUT} = 4.7μF	195			

5.6 Electrical Characteristics (続き)

specified at $T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = V_{OUT(nom)} + 1.0\text{V}$ or $V_{IN} = 2.5\text{V}$ (whichever is greater), $I_{OUT} = 10\mu\text{A}$, $EN = 0\text{V}$, $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{SD(shutdown)}$	Thermal shutdown temperature	New chip	Temperature increasing		173		$^{\circ}\text{C}$
$T_{SD(reset)}$	Thermal shutdown reset temperature	New chip	Temperature falling		157		$^{\circ}\text{C}$
I_{CL}	Output current limit	Legacy chip	$V_{OUT} = 0\text{V}$		350	750	mA
		New chip			370	450	
$I_{STANDBY}$	Standby current	Legacy chip	$EN = V_{IN}, 2.7\text{V} < V_{IN} < 10\text{V}$		1		μA
			$EN = V_{IN}, 2.7\text{V} < V_{IN} < 10\text{V}$			2	
		New chip	$EN = V_{IN}, 2.5\text{V} < V_{IN} < 16\text{V}$		0.9		
			$EN = V_{IN}, 2.5\text{V} < V_{IN} < 16\text{V}$			2.75	
I_{FB}	Feedback pin current	Legacy chip	$V_{FB} = 1.224\text{V}$		-1	1	μA
		Newchip	$V_{FB} = 1.2\text{V}$		-0.1	0.1	
EN	High level enable input voltage	Legacy chip	$2.7\text{V} \leq V_{IN} \leq 10\text{V}$		1.7		V
	Low level enable input voltage					0.9	
	High level enable input voltage	New chip	$2.5\text{V} \leq V_{IN} \leq 16\text{V}$		1.6		
	Low level enable input voltage					0.415	
PSRR	Power-supply ripple rejection	Legacy chip	$I_{OUT} = 100\text{mA}$, $f = 1\text{kHz}$, $C_{OUT} = 10\mu\text{F}$, $T_J = 25^{\circ}\text{C}$		60		dB
		New chip	$I_{OUT} = 100\text{mA}$, $f = 1\text{kHz}$, $C_{OUT} = 4.7\mu\text{F}$, $T_J = 25^{\circ}\text{C}$		58		
I_{EN}	Input current (EN)	Legacy chip	$EN = 0\text{V}$		-1	0	μA
			$EN = V_{IN}$		-1	1	
		New chip	$EN = 0\text{V}$		-0.75	-0.4	
			$EN = 6\text{V}$		-0.01	0.01	

5.6 Electrical Characteristics (続き)

specified at $T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = V_{OUT(nom)} + 1.0\text{V}$ or $V_{IN} = 2.5\text{V}$ (whichever is greater), $I_{OUT} = 10\mu\text{A}$, $EN = 0\text{V}$, $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DO}	Dropout voltage	TPS76928-Q1 (legacy chip)	$I_{OUT} = 50\text{mA}$		60		mV
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			125	
			$I_{OUT} = 100\text{mA}$		122		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			245	
		TPS76928-Q1 (new chip)	$I_{OUT} = 50\text{mA}$		120		
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			184	
			$I_{OUT} = 100\text{mA}$		150		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			218	
		TPS76930-Q1 (legacy chip)	$I_{OUT} = 50\text{mA}$		57		
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			115	
			$I_{OUT} = 100\text{mA}$		115		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			230	
		TPS76930-Q1 (new chip)	$I_{OUT} = 50\text{mA}$		120		
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			184	
			$I_{OUT} = 100\text{mA}$		150		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			218	
		TPS76933-Q1 (legacy chip)	$I_{OUT} = 50\text{mA}$		48		
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			100	
			$I_{OUT} = 100\text{mA}$		98		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			200	
		TPS76933-Q1 (new chip)	$I_{OUT} = 50\text{mA}$		120		
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			184	
			$I_{OUT} = 100\text{mA}$		150		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			218	
		TPS76950-Q1 (legacy chip)	$I_{OUT} = 50\text{mA}$		35		
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			85	
			$I_{OUT} = 100\text{mA}$		71		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			170	
		TPS76950-Q1 (new chip)	$I_{OUT} = 50\text{mA}$		120		
			$I_{OUT} = 50\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			184	
			$I_{OUT} = 100\text{mA}$		150		
			$I_{OUT} = 100\text{mA}$, $T_J = -40^{\circ}\text{C}$ to 125°C			218	
V_{UVLO+}	Rising bias supply UVLO	TPS769-Q1 (new chip)	V_{IN} rising, $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$		2.2	2.4	V
V_{UVLO-}	Falling bias supply UVLO		V_{IN} falling, $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$	1.9	2.07		
$V_{UVLO(HYST)}$	UVLO hysteresis		$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$		0.130		

5.7 Typical Characteristics




Figure 5-1. TPS76925-Q1 Output Voltage vs Output Current (Legacy Chip)




Figure 5-2. TPS76915-Q1 Output Voltage vs Output Current (Legacy Chip)




Figure 5-3. TPS76933-Q1 Output Voltage vs Output Current (Legacy Chip)




Figure 5-4. TPS76933-Q1 Output Voltage vs Output Current (New Chip)




Figure 5-5. TPS76933-Q1 Output Voltage vs Output Current (New Chip)




Figure 5-6. TPS76915-Q1 Output Voltage vs Free-Air Temperature (Legacy Chip)

5.7 Typical Characteristics (continued)




図 5-7. TPS76925-Q1 Output Voltage vs Free-Air Temperature (Legacy Chip)




図 5-8. TPS76933-Q1 Output Voltage vs Free-Air Temperature (Legacy Chip)




図 5-9. TPS76933-Q1 Output Voltage vs Free-Air Temperature (New Chip)




図 5-10. TPS76933-Q1 Line Regulation vs Free-Air Temperature (New Chip)




図 5-11. TPS76933-Q1 Load Regulation vs Free-Air Temperature (New Chip)




図 5-12. TPS76933-Q1 Ground Current vs Free-Air Temperature (Legacy Chip)

5.7 Typical Characteristics (continued)




図 5-13. TPS76933-Q1 Ground Current vs Free-Air Temperature (New Chip)




図 5-14. TPS76933-Q1 Ground Current vs Output Current (New Chip)




図 5-15. TPS76933-Q1 Ground Current vs Output Current (New Chip)




図 5-16. TPS76933-Q1 Ground Current vs Input Supply (New Chip)




図 5-17. TPS76933-Q1 Ground Current vs Input Supply (New Chip)




図 5-18. TPS76933-Q1 UVLO Threshold vs Free-Air Temperature (New Chip)

5.7 Typical Characteristics (continued)




図 5-19. TPS76933-Q1 EN Threshold vs Free-Air Temperature (New Chip)




図 5-20. TPS76933-Q1 Current Limit vs Free-Air Temperature (New Chip)




図 5-21. TPS76933-Q1 Output Spectral Noise Density vs Frequency (Legacy Chip)




図 5-22. TPS76933-Q1 Output Spectral Noise Density vs Output Current (New Chip)




図 5-23. TPS76933-Q1 Output Spectral Noise Density vs Output Capacitor (New Chip)




図 5-24. TPS76901-Q1 Output Spectral Noise Density vs Feed-Forward Capacitor (New Chip)

5.7 Typical Characteristics (continued)




図 5-25. Output Impedance vs Frequency (Legacy Chip)




図 5-26. TPS76933-Q1 Dropout Voltage vs Free-Air Temperature (Legacy Chip)




図 5-27. TPS76933-Q1 Dropout Voltage vs Free-Air Temperature (New Chip)




図 5-28. TPS76933-Q1 Dropout Voltage vs Output Current (New Chip)




図 5-29. TPS76901-Q1 Dropout Voltage vs Input Supply (New Chip)




図 5-30. TPS76933-Q1 Ripple Rejection vs Frequency (Legacy Chip)

5.7 Typical Characteristics (continued)




図 5-31. TPS76933-Q1 Ripple Rejection vs Output Current (New Chip)




図 5-32. TPS76933-Q1 Ripple Rejection vs Output Capacitor (New Chip)




図 5-33. TPS76901-Q1 Ripple Rejection vs Feed-Forward Capacitor (New Chip)




図 5-34. LDO Start-Up Time (Legacy Chip)




図 5-35. LDO Start-Up Time With Input Supply (New Chip)




図 5-36. LDO Start-Up Time With EN (New Chip)

5.7 Typical Characteristics (continued)




図 5-37. TPS76915-Q1 Line Transient Response (Legacy Chip)




図 5-38. TPS76915-Q1 Load Transient Response (Legacy Chip)




図 5-39. TPS76933-Q1 Line Transient Response (Legacy Chip)




図 5-40. TPS76933-Q1 Line Transient Response (New Chip)




図 5-41. TPS76933-Q1 Line Transient Response (New Chip)




図 5-42. TPS76933-Q1 Load Transient Response (Legacy Chip)

5.7 Typical Characteristics (continued)




図 5-43. TPS76933-Q1 Load Transient Response (New Chip)




図 5-44. TPS76933-Q1 Load Transient Response (New Chip)






図 5-45. TPS76933-Q1 Load Transient Response (New Chip)

5.8 Typical Characteristics: Supported ESR Range


Equivalent series resistance (ESR) refers to the total series resistance. This resistance includes the ESR of the capacitor, any series resistance added externally, and PCB trace resistance to C_O .




5-46. TPS76933-Q1 Typical Regions of Stability ESR vs Output Current (Legacy Chip)




5-47. TPS76933-Q1 Typical Regions of Stability ESR vs Added Ceramic Capacitance (Legacy Chip)




5-48. TPS76933-Q1 Typical Regions of Stability ESR vs Output Current (Legacy Chip)



5-49. TPS76933-Q1 Typical Regions of Stability ESR vs Added Ceramic Capacitance (Legacy Chip)




5-50. Typical Region of Stability ESR vs Output Current (New Chip)




5-51. Typical Region of Stability ESR vs Output Current (New Chip)

5.8 Typical Characteristics: Supported ESR Range (continued)


Equivalent series resistance (ESR) refers to the total series resistance. This resistance includes the ESR of the capacitor, any series resistance added externally, and PCB trace resistance to C_O .




5-52. Typical Region of Stability ESR vs Output Current (Legacy Chip)




5-53. Typical Region of Stability ESR vs Output Current (Legacy Chip)




5-54. Typical Region of Stability ESR vs Output Current (New Chip)



5-55. Typical Region of Stability ESR vs Output Current (New Chip)




5-56. Typical Region of Stability ESR vs Output Current (Legacy Chip)




5-57. Typical Region of Stability ESR vs Output Current (New Chip)

5.8 Typical Characteristics: Supported ESR Range (continued)


Equivalent series resistance (ESR) refers to the total series resistance. This resistance includes the ESR of the capacitor, any series resistance added externally, and PCB trace resistance to C_O .




5-58. Typical Region of Stability ESR vs Output Current (New Chip)




5-59. Typical Region of Stability ESR vs Output Current (Legacy Chip)




5-60. Typical Region of Stability ESR vs Output Current (New Chip)



5-61. Typical Region of Stability ESR vs Output Current (New Chip)




5-62. Typical Region of Stability ESR vs Output Current (New Chip)




5-63. Typical Region of Stability ESR vs Output Current (Legacy Chip)

5.8 Typical Characteristics: Supported ESR Range (continued)

Equivalent series resistance (ESR) refers to the total series resistance. This resistance includes the ESR of the capacitor, any series resistance added externally, and PCB trace resistance to C_O .



5-64. Typical Region of Stability ESR vs Output Current (New Chip)



5-65. Typical Region of Stability ESR vs Output Current (New Chip)

6 Detailed Description

6.1 Overview

The TPS769-Q1 is a low quiescent current, high PSRR, low-dropout (LDO) voltage regulator capable of handling up to 100mA of the load current. The TPS769-Q1 is optimized for use in battery-powered and automotive applications.

The TPS769-Q1 features an integrated overcurrent limit, thermal shutdown, output enable, internal output pulldown, and undervoltage lockout (UVLO for the new chip). This device delivers excellent line and load transient performance and supports a wide range of ESR (up to 2Ω for the new chip). The operating ambient temperature range of the device is -40°C to $+125^{\circ}\text{C}$.

6.2 Functional Block Diagrams




图 6-1. TPS76901-Q1 Functional Block Diagram (Legacy Chip)




图 6-2. TPS769-Q1 Functional Block Diagram (Legacy Chip)




图 6-3. TPS76901-Q1 Functional Block Diagram (New Chip)




図 6-4. TPS769-Q1 Functional Block Diagram (New Chip)

6.3 Feature Description

6.3.1 Output Enable

The enable pin for the device is an active-low pin. The output voltage is enabled when the voltage of the enable pin is lower than the low-level input voltage of the $\overline{\text{EN}}$ pin. The output voltage is disabled when the enable pin voltage is higher than the high-level input voltage of the $\overline{\text{EN}}$ pin. If $\overline{\text{EN}}$ functionality is not needed, connect the enable pin to the GND of the device.

For the new chip, there is an internal pullup current on the $\overline{\text{EN}}$ pin. Therefore, leave the $\overline{\text{EN}}$ pin floating. If the $\overline{\text{EN}}$ pin is left floating, the LDO is disabled.

In the new chip, the device has an internal pulldown circuit that activates when the device is disabled to actively discharge the output voltage. See the [Output Pulldown](#) section for further information.

6.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as $V_{\text{IN}} - V_{\text{OUT}}$ at the rated output current (I_{RATED}), where the pass transistor is fully on. V_{IN} is the input voltage, V_{OUT} is the output voltage, and I_{RATED} is the maximum I_{OUT} listed in the [Recommended Operating Conditions](#) table. At this operating point, the pass transistor is driven fully on. Dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage where the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ($R_{\text{DS(ON)}}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{\text{DS(ON)}}$ of the device.


$$R_{\text{DS(ON)}} = \frac{V_{\text{DO}}}{I_{\text{RATED}}} \quad (1)$$

6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the [Electrical Characteristics](#) table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. For more information on current limits, see the [Know Your Limits application note](#).

☒ 6-5 shows a diagram of the current limit.



☒ 6-5. Current Limit

6.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage. Thus, allowing a controlled and consistent turn on and off of the output voltage. The UVLO circuit has hysteresis functionality to prevent the device from turning off if the input drops during turn on.

6.3.5 Output Pulldown

The device (new chip) has an output pulldown circuit. The output pulldown circuit activates under the following conditions:

- The device is disabled with $\overline{\text{EN}}$ logic
- $1.0\text{V} < V_{\text{IN}} < V_{\text{UVLO}}$

The output pulldown resistance for this device is 1.5k Ω (typ), as listed in the [Electrical Characteristics](#) table.

Reverse current flows from the output to the input. Thus, do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply collapses. This reverse current flow potentially causes damage to the device. See the [Reverse Current](#) section for more details.

6.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_{J}) of the pass transistor rises to $T_{\text{SD(shutdown)}}$ (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to $T_{\text{SD(reset)}}$ (typical).

The thermal time-constant of the semiconductor die is fairly short. Thus the device cycles on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up is high from large $V_{\text{IN}} - V_{\text{OUT}}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the [Recommended Operating Conditions](#) table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the device internal protection circuitry is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

6.4 Device Functional Modes

表 6-1 shows the conditions that lead to the different modes of operation. See the [Electrical Characteristics](#) table for parameter values.

表 6-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_{J}
Normal operation	$V_{\text{IN}} > V_{\text{OUT(nom)}} + V_{\text{DO}}$ and $V_{\text{IN}} > V_{\text{IN(min)}}$	$V_{\text{EN}} < V_{\text{EN(LOW)}}$	$I_{\text{OUT}} < I_{\text{OUT(max)}}$	$T_{\text{J}} < T_{\text{SD(shutdown)}}$
Dropout operation	$V_{\text{IN(min)}} < V_{\text{IN}} < V_{\text{OUT(nom)}} + V_{\text{DO}}$	$V_{\text{EN}} < V_{\text{EN(LOW)}}$	$I_{\text{OUT}} < I_{\text{OUT(max)}}$	$T_{\text{J}} < T_{\text{SD(shutdown)}}$
Disabled (any true condition disables the device)	$V_{\text{IN}} < V_{\text{UVLO}}$	$V_{\text{EN}} > V_{\text{EN(HI)}}$	Not applicable	$T_{\text{J}} > T_{\text{SD(shutdown)}}$

6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{\text{OUT(nom)}} + V_{\text{DO}}$).
- The current sourced from OUT is less than the current limit ($I_{\text{OUT}} < I_{\text{CL(OUT)}}$).
- The device junction temperature is less than the thermal shutdown temperature ($T_{\text{J}} < T_{\text{SD}}$).
- The enable voltage has previously receded the enable low level threshold voltage and has not yet increased higher than the enable high level threshold. Or, the $\overline{\text{EN}}$ pin is connected to ground.

6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. In this mode, the transient

performance of the device becomes significantly degraded. During this mode, the pass transistor is driven fully on. Line or load transients in dropout potentially result in large output voltage deviations.

When the device is in a steady dropout state, the pass transistor is driven fully on. This state is defined as when the device is in dropout, directly after being in a normal regulation state, but *not* during start-up. Dropout occurs when $V_{IN} < V_{OUT(NOM)} + V_{DO}$. When the regulator exits dropout, the input voltage returns to a value $\geq V_{OUT(NOM)} + V_{DO}$. During this time, the output voltage potentially overshoots for a short period of time. $V_{OUT(NOM)}$ is the nominal output voltage and V_{DO} is the dropout voltage. During dropout exit, the device pulls the pass transistor back from being driven fully on.

6.4.3 Disabled

Shutdown the device output by forcing the enable pin voltage to less than the maximum EN pin low-level input voltage (see the [Electrical Characteristics](#) table). When disabled, the pass transistor turns off and internal circuits shut down. The output voltage is also actively discharged to ground by an internal discharge circuit from the output to ground.

7 Application and Implementation


注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information


The TPS769-Q1 LDO provides a very accurate output with high PSRR and excellent line and load transient performance. The device is capable of handling up to 100mA of load current. Quiescent current consumption for the TPS769-Q1 is constant from no-load to maximum load. The TPS769-Q1 low dropout at a full 100mA load helps extend the battery operation range.

7.2 Typical Application



For fixed output voltage options only.

図 7-1. Typical Application Circuit (Fixed-Voltage Option)



For adjustable output voltage options only. Dotted lines indicate an optional C_{FF} capacitor (new chip). See the [Feed-Forward Capacitor \(\$C_{FF}\$ \)](#) section.

図 7-2. Typical Application Circuit (Adjustable-Voltage Option)

表 7-1 lists the R_1 and R_2 resistor values for the adjustable-voltage version.

表 7-1. Adjustable Output Voltage for Resistors R_1 and R_2

OUTPUT VOLTAGE	R_1 (kΩ)	R_2 (kΩ)
2.5V	174	169
3.3V	287	169
3.6V	324	169
4.0V	383	169
5.0V	523	169

7.2.1 Design Requirements

表 7-2 lists the design parameters for this example.

表 7-2. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage range	4V to 10V
Output voltage	2.5V to 5V
Output current rating	100mA
Output capacitor	4.7μF to 10μF
Output capacitor ESR range	200mΩ to 2Ω

7.2.2 Detailed Design Procedure

7.2.2.1 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{REF} \times (1 + R_1 / R_2) \quad (2)$$

where:

- $V_{REF} = 1.205V$ (typ) for the internal reference voltage (for the new chip)

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100 times the FB pin current. This current is listed in the [Electrical Characteristics](#) table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \leq V_{OUT} / (I_{FB} \times 100) \quad (3)$$

In 表 7-1, examples of R_1 and R_2 values are given for different output voltage options with a feedback divider current designed at 7μA.

7.2.2.2 Recommended Capacitor Types

The device (new chip) is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but use good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature. However, using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

7.2.2.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5Ω. Use a higher value capacitor if large, fast rise-time, load, or line transients are anticipated. Additionally, use a higher-value capacitor if the device is located several inches from the input power source.

As with most low-dropout regulators, the TPS769-Q1 requires an output capacitor connected between OUT and GND to stabilize the internal control loop.

For the legacy chip, the device requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7μF. Make sure the equivalent series resistance (ESR) of the capacitor is between 0.2Ω and 10Ω to provide stability. Capacitor values larger than

4.7 μ F are acceptable, and allow the use of smaller ESR values. Capacitances less than 4.7 μ F are not recommended because these components require careful selection of ESR to provide stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided these capacitors meet the described requirements. Most of the commercially available 4.7 μ F surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements previously stated. Multilayer ceramic capacitors potentially have very small equivalent series resistances and therefore require the addition of a low value series resistor to provide stability.

For the new chip, the device is designed to be stable using low ESR ceramic capacitors at the input and output. The minimum recommended capacitance value is 2.2 μ F and the ESR range is up to 2 Ω . The supported ESR range depends on the output capacitance, operating junction temperature, and load current conditions. The [セクション 5.8](#) describes the supported ESR range in regards to the output capacitance across temperature for the supported load current range.

Dynamic performance of the device is improved by using an output capacitor. Use an output capacitor within the range specified in the [Recommended Operating Conditions](#) table for stability.

7.2.2.4 Reverse Current


Excessive reverse current potentially damages this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current occur are outlined in this section, all of which potentially exceed the absolute maximum rating of $V_{OUT} \leq V_{IN} + 0.3V$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so use external limiting if extended reverse voltage operation is anticipated.

 [7-3](#) shows one approach for protecting the device.



 **7-3. Example Circuit for Reverse Current Protection Using a Schottky Diode**

7.2.2.5 Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage version device, connect a feed-forward capacitor (C_{FF}) from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the [Recommended Operating Conditions](#) table. If a higher capacitance

C_{FF} is used, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note](#).

C_{FF} and R_1 form a zero in the loop gain at frequency f_z . C_{FF} , R_1 , and R_2 form a pole in the loop gain at frequency f_p . Calculate the C_{FF} zero and pole frequencies from the following equations:

$$f_z = 1 / (2 \times \pi \times C_{FF} \times R_1) \quad (4)$$

$$f_p = 1 / (2 \times \pi \times C_{FF} \times (R_1 \parallel R_2)) \quad (5)$$

$C_{FF} \geq 10\text{pF}$ is required for stability if the feedback divider current is less than $5\mu\text{A}$. The following equation calculates the feedback divider current.

$$I_{FB_Divider} = V_{OUT} / (R_1 + R_2) \quad (6)$$

To avoid start-up time increases from C_{FF} , limit the product $C_{FF} \times R_1$ to less than $50\mu\text{s}$.

For an output voltage of 1.2V (for new chip) with the FB pin tied to the OUT pin, no C_{FF} is used.

7.2.2.6 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct thermal plane sizing. Place few or no other heat-generating devices that cause added thermal stress in the PCB area around the regulator.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (7)$$

注

Minimize power dissipation, and therefore achieve greater efficiency, by correctly selecting the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. Power dissipation and junction temperature are most often related by the $R_{\theta JA}$ of the combined PCB, device package, and the ambient air temperature (T_A). $R_{\theta JA}$ is the junction-to-ambient thermal resistance. The following equation calculates this relationship.

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (8)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design. $R_{\theta JA}$ therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the [Thermal Information](#) table is determined by the JEDEC standard PCB and copper-spreading area. $R_{\theta JA}$ is used as a relative measure of package thermal performance. $R_{\theta JA}$ is improved by 35% to 55% compared to the [Thermal Information](#) table value by optimizing the PCB board layout. See the [An empirical analysis of the impact of board layout on LDO thermal performance application note for further information](#).

7.2.2.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics. These metrics estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not

thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat spreading. The [Thermal Information](#) table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1mm from the device package (T_B) to calculate the junction temperature.

$$T_J = T_T + \psi_{JT} \times P_D \quad (9)$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package


$$T_J = T_B + \psi_{JB} \times P_D \quad (10)$$

where:

- T_B is the PCB surface temperature measured 1mm from the device package and centered on the package edge


For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics application note](#).

7.2.3 Application Curves




Channel 1 = V_{OUT} , channel 2 = V_{IN} , channel 4 = I_{OUT}

7-4. Power-Up Waveform (Legacy Chip)




Channel 1 = V_{OUT} , channel 2 = V_{IN} , channel 4 = I_{OUT}


7-5. Power-Down Waveform (Legacy Chip)




7-6. LDO Start-Up Time With Input supply (New Chip)



7-7. LDO Start-Up Time With EN (New Chip)



7-8. TPS76915-Q1 Line Transient Response (Legacy Chip)



7-9. TPS76915-Q1 Load Transient Response (Legacy Chip)




Figure 7-10. TPS76933-Q1 Line Transient Response (Legacy Chip)




Figure 7-11. TPS76933-Q1 Line Transient Response (New Chip)




Figure 7-12. TPS76933-Q1 Line Transient Response (New Chip)




Figure 7-13. TPS76933-Q1 Load Transient Response (Legacy Chip)




Figure 7-14. TPS76933-Q1 Load Transient Response (New Chip)




Figure 7-15. TPS76933-Q1 Load Transient Response (New Chip)




図 7-16. TPS76933-Q1 Load Transient Response (New Chip)

7.3 Power Supply Recommendations

The TPS769-Q1 is designed to operate from an input voltage supply range between 2.5V and 16V (new chip). The input voltage range provides adequate headroom for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR help improve the output noise performance.

7.4 Layout

7.4.1 Layout Guidelines

For the LDO power supply, especially high voltage and large current supplies, layout is an important step. If layout is not carefully designed, the regulator potentially does not deliver enough output current because of thermal limitation. Spread the GND layer as large as possible and place enough thermal vias on the thermal pad. These steps help improve device thermal performance, and maximize the current output at high ambient temperature. 図 7-17 shows an example layout.

7.4.2 Layout Example




図 7-17. Layout Recommendation

8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

8.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS769-Q1. Request the [TPS76901EVM-127 evaluation module](#) (and related [user's guide](#)) at the TI website through the product folders or purchase directly from [the TI eStore](#).

8.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS769-Q1 is available through the product folders under *Tools & Software*.

8.1.1.3 Device Nomenclature

表 8-1. Device Nomenclature

PRODUCT ⁽¹⁾	V _{OUT}
TPS769xxyyyz Legacy chip	xx is the nominal output voltage (for example, 28 = 2.8V, 285 = 2.85V, and 01 = Adjustable). yyy is the package designator. z is the package quantity.
TPS769xyyyz M3 New chip	xx is the nominal output voltage (for example, 28 = 2.8V, 285 = 2.85V, and 01 = Adjustable). yyy is the package designator. z is the package quantity. M3 is a suffix designator for new chip redesigns on the latest TI process technology.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TPS709-Q1 150-mA, 30-V, 1-μA IQ Voltage Regulators With Enable data sheet](#)
- Texas Instruments, [Universal LDO Evaluation Module user guide](#)
- Texas Instruments, [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note](#)
- Texas Instruments, [Know Your Limits application note](#)

8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (September 2016) to Revision E (July 2024)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• 現在のファミリのフォーマットに合わせてドキュメント全体を変更.....	1
• ドキュメントに M3 デバイスを追加.....	1

Changes from Revision C (June 2012) to Revision D (September 2016)	Page
• 「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• 「注文情報」表を削除 (データシートの末尾にある POA を参照).....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS76901QDBVRG4MQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76901QDBVRG4MQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76901QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76901QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76901QDBVRM3Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76901QDBVRM3Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76901QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76901QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCFQ
TPS76915QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCHQ
TPS76915QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCHQ
TPS76918QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCIQ
TPS76918QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCIQ
TPS76918QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCIQ
TPS76918QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCIQ
TPS76925QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCJQ
TPS76925QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCJQ
TPS76925QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCJQ
TPS76925QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCJQ
TPS76927QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCKQ
TPS76927QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCKQ
TPS76928QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCLQ
TPS76928QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCLQ
TPS76930QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCMQ
TPS76930QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCMQ
TPS76930QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCMQ
TPS76930QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCMQ
TPS76933QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCNQ
TPS76933QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCNQ
TPS76933QDBVRM3Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PCNQ

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS76933QDBVRM3Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PCNQ
TPS76933QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCNQ
TPS76933QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCNQ
TPS76950QDBVRG4MQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCOQ
TPS76950QDBVRG4MQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCOQ
TPS76950QDBVRG4Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCOQ
TPS76950QDBVRG4Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCOQ
TPS76950QDBVRM3Q1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PCOQ
TPS76950QDBVRM3Q1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	PCOQ
TPS76950QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCOQ
TPS76950QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCOQ

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS769-Q1 :

- Catalog : [TPS769](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76901QDBVRG4MQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76901QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76901QDBVRM3Q1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76901QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76915QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76918QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76918QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76925QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76925QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76927QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76928QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76930QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76930QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76933QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS76933QDBVRM3Q1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76933QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76933QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76950QDBVRG4MQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76950QDBVRG4Q1	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS76950QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76950QDBVRM3Q1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76950QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS76950QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76901QDBVRG4MQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76901QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76901QDBVRM3Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76901QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76915QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76918QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76918QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76925QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76925QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76927QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76928QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76930QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76930QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76933QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76933QDBVRM3Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76933QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS76933QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76950QDBVRG4MQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76950QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS76950QDBVRG4Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76950QDBVRM3Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76950QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS76950QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0

DBV0005A**PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月