

TPS7A05 1 μ Aの超低 I_Q 、200mA、小型パッケージの 低ドロップアウト・レギュレータ

1 特長

- 非常に低い I_Q : 1 μ A (標準値)、3 μ A (最大値)
 - I_{GND} : 200mAで6 μ A (標準値)
- 優れた過度応答
- パッケージ:
 - 1.0mm \times 1.0mm X2SON (4)
 - 0.65mm \times 0.65mm DSBGA (4)
 - SOT-23 (5)
 - SOT-23 (3)
- 入力電圧範囲: 1.4V \sim 5.5V
- 出力精度: 標準値 1%、最大値 3%
- 固定出力電圧で供給
 - 0.8V \sim 3.3V
- 非常に低いドロップアウト
 - 200mAで235mV (最大値) (3.3V $_{OUT}$)
- アクティブ出力放電
- フォールドバック電流制限
- 0.47 μ F以上のコンデンサで安定

2 アプリケーション

- ウェアラブル電子機器
- ウルトラブック、タブレット、電子書籍リーダー
- 常時オンの電源
- セット・トップ・ボックス
- ゲーム・コントローラ、リモート・コントロール、玩具、ドローン
- ワイヤレス・ハンドセットおよびスマートフォン
- 携帯型およびバッテリー駆動の機器

3 概要

TPS7A05は超小型、低静止電流、低ドロップアウトのレギュレータ(LDO)で、非常に優れた過渡性能で200mAを供給できます。このデバイスは出力範囲が0.8V \sim 3.3Vで、標準精度が1%です。

TPS7A05は I_Q が非常に低く(1 μ A)、静止時消費電流も非常に低いため、バッテリー駆動のアプリケーションで動作時間を延長できます。このデバイスは充電可能なりチウムイオン電池、Li-SOCl₂やLi-MnO₂などのリチウム一次電池に加えて、2または3セルのアルカリ電池でも動作します。

TPS7A05にはアクティブ・プルダウン回路があり、ディセーブル時に出力負荷を迅速に放電します。


TPS7A05は $T_j = -40^\circ\text{C} \sim +125^\circ\text{C}$ で完全に動作が規定されており、標準のX2SON (DQN)、SOT-23 (DBV および DBZ)、DSBGA (YKA) パッケージで供給されます。

製品情報⁽¹⁾


型番	パッケージ	本体サイズ(公称)
TPS7A05	X2SON (4)	1.00mm \times 1.00mm
	DSBGA (4)	0.65mm \times 0.65mm
	SOT-23 (5)	2.90mm \times 1.60mm
	SOT-23 (3)	2.90mm \times 1.60mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。

代表的なアプリケーション回路



グラウンド電流と出力電流との関係



D043



目次

1	特長	1	7.4	Device Functional Modes	21
2	アプリケーション	1	8	Application and Implementation	22
3	概要	1	8.1	Application Information	22
4	改訂履歴	2	8.2	Typical Application	27
5	Pin Configuration and Functions	4	9	Power Supply Recommendations	27
6	Specifications	6	10	Layout	28
6.1	Absolute Maximum Ratings	6	10.1	Layout Guidelines	28
6.2	ESD Ratings	6	10.2	Layout Example	28
6.3	Recommended Operating Conditions	6	11	デバイスおよびドキュメントのサポート	29
6.4	Thermal Information	6	11.1	デバイス・サポート	29
6.5	Electrical Characteristics	7	11.2	ドキュメントのサポート	29
6.6	Switching Characteristics	9	11.3	ドキュメントの更新通知を受け取る方法	29
6.7	Typical Characteristics	10	11.4	コミュニティ・リソース	29
7	Detailed Description	18	11.5	商標	29
7.1	Overview	18	11.6	静電気放電に関する注意事項	29
7.2	Functional Block Diagram	18	11.7	Glossary	29
7.3	Feature Description	19	12	メカニカル、パッケージ、および注文情報	30

4 改訂履歴

Revision C (April 2019) から Revision D に変更	Page
• DBZ パッケージを APL から量産データに変更	1
• Added DBZ package to <i>Load Regulation</i> parameter in <i>Electrical Characteristics</i> table	7
• Added DBZ package to <i>Dropout voltage</i> parameter in <i>Electrical Characteristics</i> table	8
• 追加 condition statement to I_Q vs V_{IN} and <i>Temperature</i> figure	10

Revision B (August 2018) から Revision C に変更	Page
• ドキュメントに DBZ パッケージを APL リリースとして 追加	1


Revision A (May 2018) から Revision B に変更	Page
• ドキュメントのタイトルで「1mm×1mm」を「小型」に変更	1
• YKA (DSBGA)パッケージのステータスを量産データに変更	1
• Added Accuracy for 1.825 V in <i>Electrical Characteristics</i> table	7
• Changed Output current limit in <i>Electrical Characteristics</i> table	7
• Added Output current limit for +85°C in <i>Electrical Characteristics</i> table	7
• Changed Short-circuit current limit in <i>Electrical Characteristics</i> table	7
• Added Dropout voltage for 1.825 V in <i>Electrical Characteristics</i> table	8
• 変更 y-axis scaling and added conditions for I_{OUT} <i>Transient 0 mA to 100 mA</i> figure	10
• 変更 y-axis scaling and added conditions for I_{OUT} <i>Transient 0 mA to 200 mA</i> figure	11
• 追加 I_{OUT} <i>Transient 0 mA to 50 mA</i> figure to I_{OUT} <i>Transient 3 μA to 3 mA</i> figure	11
• 追加 slew rate condition to V_{IN} <i>Transient</i> figures ($I_{OUT} = 100$ mA and $I_{OUT} = 200$ mA)	12
• 追加 V_{IN} <i>Transient</i> figures ($I_{OUT} = 150$ mA and $I_{OUT} = 20$ mA)	13
• 追加 V_{IN} condition to <i>PSRR vs Frequency and I_{OUT}</i> figure ($V_{OUT} = 1.8$ V)	16

2018年2月発行のものから更新**Page**


-
- 量産用にリリース..... 1
-

5 Pin Configuration and Functions


DQN Package
1-mm × 1-mm, 4-Pin X2SON
Top View




DBV Package
5-Pin SOT-23
Top View




DBZ Package
3-Pin SOT-23
Top View



YKA Package
4-Pin DSBGA, 0.35-mm Pitch
Top View



YKA Package
4-Pin DSBGA, 0.35-mm Pitch
Bottom View



Pin Functions

NAME	PIN				I/O	DESCRIPTION
	DQN	DBV	DBZ	YKA		
IN	4	1	3	A1	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the Recommended Operating Conditions table. Place the input capacitor as close to input of the device as possible.
EN	3	3	—	B1	Input	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN. V_{EN} must not exceed V_{IN} .
GND	2	2	1	B2	—	Ground pin. This pin must be connected to ground on the board.
OUT	1	5	2	A2	Output	Regulated output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground. Follow the recommended capacitor value as listed in the Recommended Operating Conditions table. Place the output capacitor as close to output of the device as possible.
NC	—	4	—	—	—	No connect pin. This pin is not internally connected. Connect to ground or leave floating.
Thermal pad	Pad	—	—	—	—	Connect the thermal pad to a large-area ground plane. This pad is not an electrical connection to the device ground.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	IN	-0.3	6.0	V
	EN	-0.3	V _{IN} + 0.3	
	OUT	-0.3	V _{IN} + 0.3 or 3.6 ⁽³⁾	
Current	Maximum output current	Internally limited		A
Temperature	Operating junction temperature, T _J	-40	125	°C
	Storage temperature, T _{stg}	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages with respect to GND.
- (3) V_{IN} + 0.3 V or 3.6 V (whichever is smaller)

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	1.4		5.5	V
V _{EN}	Enable supply voltage	0		V _{IN}	V
V _{OUT}	Nominal output voltage range	0.8		3.3	V
I _{OUT}	Output current ⁽¹⁾	0		200	mA
C _{IN}	Input capacitor		1		µF
C _{OUT}	Output capacitor	0.47	1	22	µF
T _J	Operating junction temperature	-40		125	°C

- (1) Output current of 10 µA minimum required to meet output voltage accuracy specification.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7A05				UNIT
		DBZ (SOT-23)	DBV (SOT-23)	DQN (X2SON)	YKA (DSBGA)	
		3 PINS	5 PINS	4 PINS	4 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	267.3	185.6	144.1	198.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	103.5	104.3	137.9	2.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	98.0	54.5	83.5	66.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	9.2	31.0	5.3	0.9	°C/W
Y _{JB}	Junction-to-board characterization parameter	97.4	54.5	83.8	76.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	71.8	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

specified at $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$ or 1.4 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^\circ\text{C}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Nominal accuracy ⁽¹⁾	$V_{OUT} \geq 1.0\text{ V}$, $T_J = 25^\circ\text{C}$	-1%		1%	mV		
	$V_{OUT} < 1.0\text{ V}$, $T_J = 25^\circ\text{C}$	-10		10			
Accuracy over temperature ⁽¹⁾	$V_{OUT} \geq 1.0\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-2%		2%	mV		
	$V_{OUT} \geq 1.0\text{ V}$	-3%		3%			
	$V_{OUT} < 1.0\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-20		20			
	$V_{OUT} < 1.0\text{ V}$	-30		30			
	$V_{OUT} = 1.825\text{ V}$, $T_J = +10^\circ\text{C}$ to $+45^\circ\text{C}$, $I_{OUT} = 100\text{ }\mu\text{A}$	-0.9%		0.9%			
$\Delta V_{OUT(\Delta V_{IN})}$	$V_{OUT(nom)} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ ⁽²⁾ , $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$		5	16.5	mV		
	$V_{OUT(nom)} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ ⁽²⁾			18			
$\Delta V_{OUT(\Delta I_{OUT})}$	$100\text{ }\mu\text{A} \leq I_{OUT} \leq 200\text{ mA}$, $V_{IN} = V_{OUT(nom)} + V_{DO(max)} + 0.1\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$	DBV, DQN, YKA	20	43	mV		
		DBZ	27	50			
	$100\text{ }\mu\text{A} \leq I_{OUT} \leq 200\text{ mA}$, $V_{IN} = V_{OUT(nom)} + V_{DO(max)} + 0.1\text{ V}$	DBV, DQN, YKA		55			
		DBZ		62			
I_{GND}	Ground current	$T_J = 25^\circ\text{C}$, $I_{OUT} = 1\text{ }\mu\text{A}$	0.6	1	1.3	μA	
		$I_{OUT} = 1\text{ }\mu\text{A}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$			2		
		$I_{OUT} = 1\text{ }\mu\text{A}$			3		
I_{SHDN}	Shutdown current	$V_{EN} = 0.4\text{ V}$, $1.4\text{ V} \leq V_{IN} \leq 5.5\text{ V}$, $T_J = 25^\circ\text{C}$		100	300	nA	
I_{CL}	Output current limit	$V_{OUT} = 90\% \times V_{OUT(nom)}$, $V_{IN} = V_{OUT(nom)} + V_{DO(max)} + 0.5\text{ V}$		210	450	700	mA
I_{CL}	Output current limit	$V_{OUT} = 90\% \times V_{OUT(nom)}$, $V_{IN} = V_{OUT(nom)} + V_{DO(max)} + 0.5\text{ V}$, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$		250	450	700	mA
I_{SC}	Short-circuit current limit	$V_{OUT} = 0\text{ V}$		65	150	mA	

(1) $I_{OUT} \geq 10\text{ }\mu\text{A}$ required to meet accuracy specifications.

(2) $V_{IN} = 1.4\text{ V}$ for $V_{OUT} \leq 0.9\text{ V}$.

(3) Load Regulation is normalized to the output voltage at $I_{OUT} = 1\text{ mA}$.

Electrical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$ or 1.4 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{DO}	Dropout voltage ⁽⁴⁾	I _{OUT} = 200 mA, T _J = -40°C to +85°C	0.8 V ≤ V _{OUT} < 1.0 V		915	mV
			1.0 V ≤ V _{OUT} < 1.2 V		758	
			1.2 V ≤ V _{OUT} < 1.5 V		609	
			1.5 V ≤ V _{OUT} < 1.8 V		469	
			1.8 V ≤ V _{OUT} < 2.5 V		341	
			2.5 V ≤ V _{OUT} < 3.3 V		275	
			V _{OUT} = 3.3 V		212	
		I _{OUT} = 200 mA	0.8 V ≤ V _{OUT} < 1.0 V		1004	
			1.0 V ≤ V _{OUT} < 1.2 V		837	
			1.2 V ≤ V _{OUT} < 1.5 V		679	
			1.5 V ≤ V _{OUT} < 1.8 V		525	
			1.8 V ≤ V _{OUT} < 2.5 V		382	
			2.5 V ≤ V _{OUT} < 3.3 V		308	
		I _{OUT} = 200 mA, T _J = -40°C to +85°C, DBZ Package	V _{OUT} = 3.3 V		235	
			1.8 V ≤ V _{OUT} < 2.5 V		351	
			2.5 V ≤ V _{OUT} < 3.3 V		285	
		I _{OUT} = 200 mA, DBZ Package	V _{OUT} = 3.3 V		222	
1.8 V ≤ V _{OUT} < 2.5 V			392			
I _{OUT} = 200 mA, DBZ Package	2.5 V ≤ V _{OUT} < 3.3 V		318			
	V _{OUT} = 3.3 V		245			
I _{OUT} = 100 μA, T _J = +10°C to +45°C	V _{OUT} = 1.825 V		20			
PSRR	Power-supply rejection ratio	f = 1 kHz, I _{OUT} = 30 mA		40	dB	
		f = 500 kHz, I _{OUT} = 30 mA		30		
		f = 1 MHz, I _{OUT} = 30 mA		40		
V _N	Output voltage noise	BW = 10 Hz to 100 kHz, V _{OUT} = 1.2 V, I _{OUT} = 30 mA		180	μV _{RMS}	
V _{UVLO}	UVLO threshold	V _{IN} rising	1.21	1.3	1.37	V
V _{UVLO(HYST)}	UVLO hysteresis	V _{IN} falling		40		mV
V _{UVLO}	UVLO threshold	V _{IN} falling	1.17		1.33	V
V _{EN(HI)}	EN pin logic high voltage		0.9			V
V _{EN(LO)}	EN pin logic low voltage				0.4	V
I _{EN}	EN pin current	V _{EN} = V _{IN} = 5.5 V		10		nA
R _{PULLDOWN}	Pulldown resistor	V _{IN} = 3.3 V, P version only		120		Ω
T _{sd}	Thermal shutdown temperature	Shutdown, temperature increasing		160		°C
		Reset, temperature decreasing		140		

(4) Dropout is measured by ramping V_{IN} down until V_{OUT} = V_{OUT(nom)} - 5%.

6.6 Switching Characteristics

specified at $T_J = -40$ to $+125^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + V_{DO(max)} + 0.5\text{ V}$, $I_{OUT} = 10\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^\circ\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{STR}	Start-up time ⁽¹⁾	From EN assertion to $V_{OUT} = 95\% \times V_{OUT(nom)}$, $V_{OUT} = 1.8\text{ V}$		1.5	2.8	ms

- (1) See the [Special Considerations When Ramping Down IN and Enable](#) section for details on minimum ramp down rates to ensure specified start-up time.

6.7 Typical Characteristics

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 1. I_Q vs V_{IN} and Temperature




图 2. I_{SHDN} vs V_{IN} and Temperature




图 3. I_{SHDN} vs V_{IN} and Temperature




图 4. I_{GND} vs I_{OUT} up to 10 mA




图 5. I_{GND} vs I_{OUT} up to 200 mA





图 6. I_{OUT} Transient 0 mA to 100 mA


Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




Typical Characteristics (continued)


at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\ \mu\text{F}$, and $C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




19. V_{IN} Transient




20. V_{IN} Transient




21. Dropout vs I_{OUT} and Temperature



22. Dropout vs I_{OUT} and Temperature




23. Dropout vs V_{IN} and Temperature



24. Line Regulation V_{IN} and Temperature


Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\ \mu\text{F}$, and $C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




$V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 200\text{ mA}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 0\text{ }\mu\text{F}$

Figure 37. PSRR vs Frequency and V_{IN}




$V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 200\text{ mA}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 0\text{ }\mu\text{F}$

Figure 38. PSRR vs Frequency and V_{IN}




$V_{OUT} = 0.8\text{ V}$, $V_{IN} = 1.4\text{ V}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 0\text{ }\mu\text{F}$

Figure 39. PSRR vs Frequency and I_{OUT}




$V_{OUT} = 1.8\text{ V}$, $V_{IN} = 2.8\text{ V}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 0\text{ }\mu\text{F}$

Figure 40. PSRR vs Frequency and I_{OUT}



$V_{OUT} = 3.3\text{ V}$, $V_{IN} = 3.8\text{ V}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 0\text{ }\mu\text{F}$

Figure 41. PSRR vs Frequency and I_{OUT}




$V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 200\text{ mA}$, $C_{OUT} = 1\text{ }\mu\text{F}$

Figure 42. Output Noise vs Frequency and V_{IN}


Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




$V_{OUT} = 1.8\text{ V}$, $V_{IN} = 2.8\text{ V}$, $C_{OUT} = 1\text{ }\mu\text{F}$

⊗ 43. Output Noise vs Frequency and I_{OUT}




$V_{OUT} = 1.8\text{ V}$, $V_{IN} = 2.8\text{ V}$, $I_{OUT} = 200\text{ mA}$

⊗ 44. Output Noise vs Frequency and C_{OUT}




$V_{IN} = V_{OUT} + 1\text{ V}$, $I_{OUT} = 200\text{ mA}$, $C_{OUT} = 1\text{ }\mu\text{F}$

⊗ 45. Output Noise vs Frequency and V_{OUT}



⊗ 46. UVLO V_{IN} Rising and Falling Thresholds vs Temperature



⊗ 47. Enable High and Low Thresholds vs Temperature


7 Detailed Description

7.1 Overview

The TPS7A05 is a ultra-low I_Q linear voltage regulator that is optimized for excellent transient performance. These characteristics make the TPS7A05 ideal for most battery-powered applications.

This low-dropout regulator (LDO) offers foldback current limit, shutdown, thermal protection, and optional active discharge.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Excellent Transient Response

The device includes several innovative circuits to ensure excellent transient response. Dynamic biasing increases the I_Q for a short duration during transients to extend the closed-loop bandwidth and improve the device response time during transients.

Adaptive biasing increases the I_Q as the dc load current increases, extending the bandwidth of the control loop. The device response time across the output voltage range is constant because of the use of a buffered reference topology, which keeps the control loop in unity gain at any output voltage.

These features give the device a wide loop bandwidth during transients that ensure excellent transient response while maintaining the device low I_Q in steady-state conditions; see the [Application and Implementation](#) section for more details.

7.3.2 Active Discharge

Devices with this option have an internal pulldown MOSFET that connects a 120- Ω resistor to ground when the device is disabled to actively discharge the output voltage. The active discharge circuit is activated when the device is disabled, in undervoltage lockout (UVLO), or in thermal shutdown.

The discharge time after disabling depends on the output capacitance (C_{OUT}) and the load resistance (R_L) in parallel with the 120- Ω pulldown resistor. 式 1 calculates the time constant:

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT} \quad (1)$$

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. Limit reverse current to no more than 5% of the device-rated current.

7.3.3 Low I_Q in Dropout

In most LDOs the I_Q significantly increases when the device is placed into dropout, which is especially true for low I_Q LDOs with adaptive biasing. The TPS7A05 detects when operating in dropout and disables the adaptive biasing, minimizing the I_Q increase.

7.3.4 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit monitors the input voltage (V_{IN}) to prevent the device from turning on before V_{IN} rises above the lockout voltage. The UVLO circuit also disables the output of the device when V_{IN} falls below the lockout voltage. If the device includes the optional active discharge, the output is connected to ground with a 120- Ω pulldown resistor when V_{IN} is below the lockout voltage; see the [Application and Implementation](#) section for more details.

7.3.5 Enable

The enable pin for the device is active high. The output of the device is turned on when the enable pin voltage is greater than the EN pin logic high voltage, and the output of the device is turned off when the enable pin voltage is less than the EN pin logic low voltage. A voltage less than the EN pin logic low voltage on the enable pin disables all internal circuits.

At the next turn-on, any voltage on the EN pin below the logic low voltage ensures a normal start-up waveform with start-up ramp rate control, provided there is enough time to discharge the output capacitance. If shutdown capability is not required, connect EN to IN. V_{EN} must not exceed V_{IN} .

7.3.6 Internal Foldback Current Limit

The internal foldback current-limit circuit is used to protect the LDO against high-load current faults or shorting events. The foldback mechanism lowers the current limit as the output voltage decreases, and limits power dissipation during short-circuit events while still allowing for the device to operate at its rated output current; see [Figure 29](#).

Feature Description (continued)

A foldback example for this device is that when V_{OUT} is 90% of $V_{OUT(nom)}$ the current limit is I_{CL} (typical); however, if V_{OUT} is forced to 0 V the current limit is I_{SC} (typical).

In many LDOs the foldback current limit can prevent start-up into a constant-current load or a negatively-biased output. The foldback mechanism for this device goes into a brick-wall current limit when $V_{OUT} > 500$ mV (typ), thus limiting current to I_{CL} (typical) and, when V_{OUT} is approximately 0 V, current is limited to I_{SC} (typical) to ensure normal start-up into a variety of loads.

The foldback current limit is disengaged when $I_{OUT} < 1$ mA (typical) to reduce I_Q . As such, the current-limit loop takes longer to respond to a current-limit event when $I_{OUT} < 1$ mA (typ).

Thermal shutdown can activate during a current-limit event because of the high power dissipation typically found in these conditions. To ensure proper operation of the current limit, minimize the inductances to the input and load. Continuous operation in current limit is not recommended.

7.3.7 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when thermal junction temperature (T_J) of the main pass-FET rises to $T_{sd(Shutdown)}$ (typical). Thermal shutdown hysteresis assures that the LDO resets again (turns on) when the temperature falls to $T_{sd(Reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, and thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced.

For reliable operation, limit the junction temperature to a maximum of 125°C. Operation above 125°C causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

A fast start-up when $T_J > T_{sd(Reset)}$ (typical, outside of the specified operating range) causes the device thermal shutdown to assert at $T_{sd(Reset)}$ and prevents the device from turning on until the junction temperature is reduced below $T_{sd(Shutdown)}$.

7.4 Device Functional Modes

The device has several modes of operation,:

- Normal operation: The device regulates to the nominal output voltage
- Dropout operation: The pass element operates as a resistor and the output voltage is set as $V_{IN} - V_{DO}$
- Shutdown: The output of the device is disabled and the discharge circuit is activated

表 1 shows the conditions that lead to the different modes of operation. See the [Electrical Characteristics](#) table for parameter values.

表 1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{sd(Shutdown)}$
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{sd(Shutdown)}$
Disabled mode (any true condition disables the device)	$V_{IN} < V_{UVLO}$	$V_{EN} < V_{EN(LO)}$	—	$T_J > T_{sd(Shutdown)}$

7.4.1 Normal Mode

The device regulates the output to the nominal output voltage when all normal mode conditions in 表 1 are met.

7.4.2 Dropout Mode

The device is not in regulation, and the output voltage tracks the input voltage minus the voltage drop across the pass transistor of the device. In this mode, the PSRR, noise, and transient performance of the device are significantly degraded.

7.4.3 Disable Mode

In this mode, the pass element is turned off, the internal circuits are shut down, and the output voltage is actively discharged to ground by an internal resistor.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, assume effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than 0.5Ω . A higher value capacitor may be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the [Recommended Operating Conditions](#) table for stability.

8.1.3 Special Considerations When Ramping Down V_{IN} and Enable

Care must be taken when ramping down voltage on the IN and EN pins to power-down the device when the operating free-air temperature is less than 15°C . The minimum ramp-down time for the IN pin is 10 ms. The minimum ramp-down time for the EN pin is 100 μs . Ramping at faster rates can cause the regulator to exhibit undesired startup behavior on the next power-on.

If V_{IN} is ramped down faster than 10 ms, the next startup may exhibit a partial startup, shutoff, followed by a normal soft-start startup. [Figure 48](#) shows this response.




Figure 48. Partial Startup, Shutdown, Normal Startup With $V_{EN} = V_{IN}$

Application Information (continued)

If the EN pin is ramped down faster than 100 μ s, the next startup may exhibit a delay time of up to 130 ms before the output ramps up with a normal soft-start startup. [Figure 49](#) shows this delay.




Figure 49. Long Delay to Startup With $V_{EN} = V_{IN}$

Fast ramp downs of V_{IN} and the EN pin charge internal high-impedance nodes in the device, which take extended time to discharge below 15°C. To avoid these startup behaviors, follow the recommended minimum ramp down times for V_{IN} and the EN pin.

8.1.4 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. See [Figure 6](#) for typical load transient response. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions in [Figure 50](#) are broken down as described in this section. Regions A, E, and H are where the output voltage is in steady-state.

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load, the:

- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger dc load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.




Figure 50. Load Transient Waveform

Application Information (continued)

8.1.5 Dropout Voltage

The device uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the PMOS pass transistor is in the linear region of operation, and the input-to-output resistance of the device is the drain-to-source resistance of the PMOS pass transistor. V_{DO} scales with the output current and changes with temperature because the PMOS pass transistor functions like a resistor in dropout mode. For a graph of dropout voltage, see [Figure 22](#). As with any linear regulator, PSRR and the transient response degrade as $(V_{IN} - V_{OUT})$ approaches dropout operation. See [Figure 23](#) for dropout performance.

8.1.5.1 Behavior When Transitioning From Dropout Into Regulation

Some applications may have transients that place the device into dropout, especially as this device can be powered from a battery with high ESR. A typical application with these conditions is using a stack of two 1.55-V coin-cell batteries with an ESR of $30\ \Omega$ to create a 2.5-V rail and experiencing a load transient from $1\ \mu\text{A}$ to 25 mA. This load transient causes the input supply to drop 750 mV, placing the device into dropout.

The load transient saturates the output stage of the error amplifier when the pass element is driven fully on, making the pass element function like a resistor from V_{IN} to V_{OUT} . The error amplifier response time to this load transient is limited because the error amplifier must first recover from saturation and then place the pass element back into active mode. During this time V_{OUT} overshoots because the pass element is functioning as a resistor from V_{IN} to V_{OUT} . This device uses a loop pulldown circuit to help mitigate the overshoot.

If operating under these conditions, applying a higher dc load or increasing the output capacitance reduces the overshoot because these solutions provide a path to dissipate the excess charge.

8.1.5.2 Behavior of Output Resulting From Line Transient When in Dropout

The output deviation resulting from a line transient can be significantly higher when the device is operating in dropout. As explained in the [Dropout Voltage](#) section, the response time of the error amplifier is limited when in dropout, so the output deviation is larger and can exceed twice the regulated output voltage. Care must be taken in applications where line transients are expected when the device is operating in dropout.

8.1.6 Undervoltage Lockout (UVLO) Operation

The UVLO circuit ensures that the device stays disabled before its input supply reaches the minimum operational voltage range, and ensures that the device shuts down when the input supply collapses. See [Figure 46](#) for rising and falling thresholds. [Figure 51](#) depicts the UVLO circuit response to various input voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold
- Region B: Normal operation, regulating device
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold – UVLO hysteresis). The output may fall out of regulation but the device is still enabled.
- Region D: Normal operation, regulating device
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the output falls as a result of the load and active discharge circuit. The device is re-enabled when the UVLO rising threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold
- Region G: The device is disabled as the input voltage falls below the UVLO falling threshold to 0 V. The output falls as a result of the load and active discharge circuit.

Application Information (continued)




图 51. Typical UVLO Operation

8.1.7 Power Dissipation (P_D)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

式 2 calculates the maximum allowable power dissipation for the device in a given package:

$$P_{D-MAX} = (T_J - T_A) / R_{\theta JA} \quad (2)$$

式 3 represents the actual power being dissipated in the device:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (3)$$

An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A05 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device depends on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. According to 式 4, maximum power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A). The equation is rearranged in 式 5 for output current.

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (4)$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})] \quad (5)$$

Unfortunately, this thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the [Thermal Information](#) table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the DQN package junction-to-case (bottom) thermal resistance ($R_{\theta JC(bot)}$) plus the thermal resistance contribution by the PCB copper.

Application Information (continued)

8.1.7.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are used in accordance with 式 6 and are given in the *Thermal Information* table.

$$\Psi_{JT} : T_J = T_T + \Psi_{JT} \times P_D \text{ and } \Psi_{JB} : T_J = T_B + \Psi_{JB} \times P_D$$

where:

- P_D is the power dissipated as explained in 式 3
- T_T is the temperature at the center-top of the device package, and
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge (6)

8.1.7.2 Recommended Area for Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is shown in 图 52 and can be separated into the following regions:

- Dropout voltage limits the minimum differential voltage between the input and the output ($V_{IN} - V_{OUT}$) at a given output current level; see the *Dropout Voltage* section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating causes the device to fall out of specification and reduces long-term reliability.
 - 式 5 provides the shape of the slope. The slope is nonlinear because the maximum rated junction temperature of the LDO is controlled by the power dissipation across the LDO, thus when $V_{IN} - V_{OUT}$ increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of $V_{IN} - V_{OUT}$.




图 52. Region Description for Continuous Operation

8.2 Typical Application




图 53. Operation From the Battery Input Supply

8.2.1 Design Requirements

表 2 summarizes the design requirements for 图 53.

表 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.0 V to 2.0 V (CR2032 battery)
Output voltage	1.0 V, $\pm 2\%$ (T_J from -40 to $+85^\circ\text{C}$)
Output load	10 mA

8.2.2 Design Considerations

For this design example, the 1.0-V, fixed-version TPS7A0510 device is selected. A single CR2032 coin-cell battery was used, thus a 1.0- μF input capacitor is recommended to minimize transient currents drawn from the battery. A 1.0- μF output capacitor is also recommended for excellent load transient response. The dropout voltage (V_{DO}) is kept within the TPS7A05 dropout voltage specification for the 1.0-V output voltage option to keep the device in regulation under all load and temperature conditions for this design. The very small ground current consumed by the regulator shown in 图 54 allows for long battery life.

8.2.3 Application Curve




图 54. I_{GND} vs I_{OUT} at 25°C

9 Power Supply Recommendations


This device is designed to operate from an input supply voltage range of 1.4 V to 5.5 V. The input supply must be well regulated and free of spurious noise. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least $V_{OUT(nom)} + 0.5$ V. A 1 μF or greater input capacitor is recommended to be used to reduce the impedance of the input supply, especially during transients.

10 Layout


10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible
- Use copper planes for device connections to optimize thermal performance
- Place thermal vias around the device to distribute heat
- Do not place a thermal via directly beneath the thermal pad of the DQN package. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

10.2 Layout Example




☒ 55. Layout Example for the YKA Package



● Represents via used for application specific connections

☒ 56. Layout Example for the DBV Package



● Represents via used for application specific connections

☒ 57. Layout Example for the DQN Package

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 SPICEモデル

TPS7A05用のSPICEモデルは、[プロダクト・フォルダ](#)の「ツールとソフトウェア」から入手できます。

11.1.2 デバイスの項目表記

表 3. デバイスの項目表記⁽¹⁾⁽²⁾

製品名	V _{out}
TPS7A05xx(x)Pyyyz	<p>xx(x)は公称出力電圧です。出力電圧の分解能が100mVの場合、注文番号に2桁が使用されます。それ以外の場合は3桁が使用されます(例: 28 = 2.8V、125 = 1.25V)。 Pはオプションで、アクティブ出力放電機能を意味します。 yyyはパッケージ指定子です。 zはパッケージ数量です。Rはリール(3000ピース)、Tはテープ(250ピース)を表します。</p>

- (1) 最新のパッケージと発注情報については、このデータシートの末尾にある「パッケージ・オプション」の付録を参照するか、www.ti.comにあるデバイスの製品フォルダをご覧ください。
- (2) 出力電圧は、1.0Vから3.3Vまで、50mV刻みで利用できます。詳細と在庫については、工場にお問い合わせください。

11.2 ドキュメントのサポート

11.2.1 関連資料

関連資料については、以下を参照してください。

[『汎用低ドロップアウト\(LDO\)リニア電圧レギュレータMultiPkgLDOEVM-823評価基板』](#)

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A0508PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1C6F	Samples
TPS7A0508PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1C6F	Samples
TPS7A0508PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QMW	Samples
TPS7A0508PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QMW	Samples
TPS7A0508PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6G	Samples
TPS7A0508PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6G	Samples
TPS7A0508PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	3	Samples
TPS7A0510PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1IKF	Samples
TPS7A0510PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1IKF	Samples
TPS7A0510PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7	Samples
TPS7A0510PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7	Samples
TPS7A0510PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	L	Samples
TPS7A0511PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HK	Samples
TPS7A0512PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1ILF	Samples
TPS7A0512PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1ILF	Samples
TPS7A0512PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QOW	Samples
TPS7A0512PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QOW	Samples
TPS7A0512PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C8	Samples
TPS7A0512PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C8	Samples
TPS7A0512PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	M	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A0515PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	11MF	Samples
TPS7A0515PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	11MF	Samples
TPS7A0515PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C9	Samples
TPS7A0515PDQNR1	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C9	Samples
TPS7A0515PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C9	Samples
TPS7A0515PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	N	Samples
TPS7A051825PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	P	Samples
TPS7A0518PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11NF	Samples
TPS7A0518PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	11NF	Samples
TPS7A0518PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QQW	Samples
TPS7A0518PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QQW	Samples
TPS7A0518PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CA	Samples
TPS7A0518PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CA	Samples
TPS7A0518PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	P	Samples
TPS7A0520PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1U8W	Samples
TPS7A0520PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1U8W	Samples
TPS7A0520PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	G1	Samples
TPS7A0522PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1P3F	Samples
TPS7A0522PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1P3F	Samples
TPS7A0522PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1U9W	Samples
TPS7A0522PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1U9W	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A0525PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1IOF	Samples
TPS7A0525PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1IOF	Samples
TPS7A0525PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CB	Samples
TPS7A0525PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CB	Samples
TPS7A0525PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Q	Samples
TPS7A0527PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1UAW	Samples
TPS7A0527PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1UAW	Samples
TPS7A05285PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IRF	Samples
TPS7A05285PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1IRF	Samples
TPS7A05285PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC	Samples
TPS7A05285PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC	Samples
TPS7A05285PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	R	Samples
TPS7A0528PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QSW	Samples
TPS7A0528PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QSW	Samples
TPS7A0528PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DH	Samples
TPS7A0528PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DH	Samples
TPS7A0530PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1QWF	Samples
TPS7A0530PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1QWF	Samples
TPS7A0530PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QUW	Samples
TPS7A0530PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QUW	Samples
TPS7A0530PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DG	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A0530PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DG	Samples
TPS7A0530PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	W	Samples
TPS7A0531PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1P4F	Samples
TPS7A0531PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1P4F	Samples
TPS7A0531PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I6	Samples
TPS7A0533PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1IPF	Samples
TPS7A0533PDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1IPF	Samples
TPS7A0533PDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QVW	Samples
TPS7A0533PDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1QVW	Samples
TPS7A0533PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD	Samples
TPS7A0533PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD	Samples
TPS7A0533PYKAR	ACTIVE	DSBGA	YKA	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A0508PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0508PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0508PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0508PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0508PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0508PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0508PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0510PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0510PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0510PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0510PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0510PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0511PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0512PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0512PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0512PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A0512PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0512PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0512PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0512PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0515PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0515PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0515PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0515PDQNR1	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q1
TPS7A0515PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0515PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A051825PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0518PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0518PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0518PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0518PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0518PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0518PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0518PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0520PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0520PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0520PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0522PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0522PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0522PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0522PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0525PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0525PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0525PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0525PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0525PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0527PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0527PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A05285PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A05285PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A05285PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A05285PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A05285PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0528PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0528PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0528PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0528PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A0530PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0530PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0530PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0530PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0530PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0530PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0530PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0530PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0530PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1
TPS7A0531PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0531PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0531PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0533PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0533PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0533PDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0533PDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TPS7A0533PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0533PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0533PYKAR	DSBGA	YKA	4	12000	180.0	8.4	0.76	0.76	0.46	2.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A0508PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0508PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0508PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0508PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0508PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0508PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0508PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0510PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0510PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0510PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0510PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0510PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0511PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0512PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0512PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0512PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0512PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0512PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A0512PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0512PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0515PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0515PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0515PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0515PDQNR1	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0515PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0515PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A051825PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0518PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0518PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0518PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0518PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0518PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0518PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0518PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0520PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0520PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0520PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0522PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0522PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0522PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0522PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0525PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0525PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0525PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0525PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0525PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0527PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0527PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A05285PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A05285PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A05285PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A05285PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A05285PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0528PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0528PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0528PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0528PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0530PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0530PDBVT	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0530PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A0530PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0530PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0530PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0530PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0530PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0
TPS7A0531PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0531PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0531PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0533PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0533PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0533PDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TPS7A0533PDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TPS7A0533PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A0533PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TPS7A0533PYKAR	DSBGA	YKA	4	12000	182.0	182.0	20.0




DBV0005A

PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- Reference JEDEC MO-178.
- Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DBZ0003A



PACKAGE OUTLINE

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/F 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
4. Support pin may differ or may not be present.
5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4214838/F 08/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214838/F 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.




YKA0004



PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



D: Max = 0.694 mm, Min = 0.634 mm
E: Max = 0.694 mm, Min = 0.634 mm

4221909/B 08/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YKA0004

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:60X



SOLDER MASK DETAILS
NOT TO SCALE

4221909/B 08/2018

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YKA0004

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.075 mm - 0.1 mm THICK STENCIL
SCALE:60X

4221909/B 08/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

GENERIC PACKAGE VIEW

DQN 4


X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4210367/F




4215302/E 12/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
5. Shape of exposed side leads may differ.
6. Number and location of exposed tie bars may vary.



LAND PATTERN EXAMPLE
SCALE: 40X



SOLDER MASK DEFINED
SOLDER MASK DETAIL

4215302/E 12/2016

NOTES: (continued)

7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.075 - 0.1mm THICK STENCIL
 EXPOSED PAD
 88% PRINTED SOLDER COVERAGE BY AREA
 SCALE: 60X

4215302/E 12/2016

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated