


# TPS7A53B 3A、低入力電圧、低ノイズ、高精度、低ドロップアウト (LDO) 電圧レギュレータ

## 1 特長


- ライン、負荷、温度範囲にわたる精度 (BIAS あり): 0.5%
- 出力電圧ノイズ: 4.6 $\mu$ V<sub>RMS</sub>
- 低いドロップアウト: BIAS 印加、3A 出力時に 110mV (最大)
- 電源電圧変動除去比:
  - 500kHz 時に 48dB
- 入力電圧範囲:
  - BIAS なし: 1.4V ~ 6.5V
  - BIAS あり: 1.1V ~ 6.5V
- 可変出力電圧範囲: 0.5V ~ 5.15V
- 可変のソフトスタート突入電流制御
- オープンドレインのパワー グッド (PG) 出力
- 2.5mm × 2.2mm の 12 ピン VQFN パッケージ

## 2 アプリケーション

- マクロ・リモート無線ユニット (RRU)
- 屋外バックホール・ユニット
- mMIMO アクティブ・アンテナ・システム (AAS)
- 超音波スキャナ
- 実験室およびフィールド向け計測機器
- センサ、画像処理、レーダー



RF コンポーネントの電源



デジタル負荷の電源

## 3 概要

TPS7A53B は低ノイズ (4.6 $\mu$ V<sub>RMS</sub>)、超低ドロップアウトのリニア レギュレータ (LDO) で、3A を供給でき、ドロップアウトは最大でわずか 110mV です。デバイスの出力電圧は、外付けの分圧抵抗によって 0.5V ~ 5.15V の範囲で調整可能です。

低ノイズ (4.6 $\mu$ V<sub>RMS</sub>)、高 PSRR、大出力電流能力の組み合わせにより、TPS7A53B はノイズに敏感な部品への電力供給に最適なソリューションです。アプリケーションとしては、高速通信、ビデオ、医療、試験および測定などがあります。本デバイスは、電源で発生する位相ノイズとクロック ジッタを抑制する高い PSRR と低ノイズ性能を備えているため、高性能のシリアライザ / デシリアライザ (SerDes)、アナログ / デジタル コンバータ (ADC)、デジタル / アナログ コンバータ (DAC) の電源供給に適しています。特に RF アンプには、このデバイスの高い性能と 5.15V 出力能力が役立ちます。

ASIC (Application-Specific Integrated Circuit)、FPGA (Field-Programmable Gate Array)、DSP (Digital Signal Processor) などのデジタル負荷で低入力低出力 (LILO) 電圧動作を必要とする場合、TPS7A53B の非常に優れた精度 (負荷および温度の全範囲で 0.5%)、リモートセンシング、優れた過渡性能、ソフトスタート機能によって、最適なシステム性能が実現されます。

可変電圧レギュレータである TPS7A53B は、多様性を実現するよう設計されています。この汎用性によりこのデバイスは、電圧制御発振器 (VCO)、ADC、DAC、画像処理センサなどのアナログ負荷や、SerDes、FPGA、DSP などのデジタル負荷に最適な部品になります。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ(2)
TPS7A53B	RPS (VQFN, 12)	2.5mm × 2.2mm

- 詳細については、「[メカニカル、パッケージ、および注文情報](#)」を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>20</b>
<b>2 アプリケーション</b> .....	<b>1</b>	7.1 Application Information.....	20
<b>3 概要</b> .....	<b>1</b>	7.2 Typical Application.....	31
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Power Supply Recommendations.....	32
<b>5 Specifications</b> .....	<b>4</b>	7.4 Layout.....	32
5.1 Absolute Maximum Ratings.....	4	<b>8 Device and Documentation Support</b> .....	<b>34</b>
5.2 ESD Ratings.....	4	8.1 Device Support.....	34
5.3 Recommended Operating Conditions.....	4	8.2 Documentation Support.....	34
5.4 Thermal Information.....	5	8.3 ドキュメントの更新通知を受け取る方法.....	34
5.5 Electrical Characteristics.....	5	8.4 サポート・リソース.....	34
5.6 Typical Characteristics.....	8	8.5 Trademarks.....	34
<b>6 Detailed Description</b> .....	<b>15</b>	8.6 静電気放電に関する注意事項.....	34
6.1 Overview.....	15	8.7 用語集.....	34
6.2 Functional Block Diagram.....	15	<b>9 Revision History</b> .....	<b>34</b>
6.3 Feature Description.....	16	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>35</b>
6.4 Device Functional Modes.....	19		

## 4 Pin Configuration and Functions




図 4-1. RPS Package, 2.5mm × 2.2mm, 12-Pin VQFN (Top View)

表 4-1. Pin Functions

PIN			DESCRIPTION
NAME	NO.	I/O	
BIAS	5	I	BIAS pin. This pin enables using low-input voltage, low-output (LILO) voltage conditions (that is, $V_{IN} = 1.2V$ , $V_{OUT} = 1V$ ) to reduce power dissipation across the die. Using a BIAS voltage improves dc and ac performance for $V_{IN} \leq 2.2V$ . A $1\mu F$ capacitor or larger must be connected between this pin and ground. If not used, this pin must be left floating or tied to ground.
EN	3	I	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. This pin must be connected to IN or BIAS if not driven externally.
FB	9	I	Feedback pin. Although not required, use a $10nF$ feed-forward capacitor from FB to OUT (as close to the device as possible) to maximize ac performance. A feed-forward capacitor can disrupt power-good (PG) functionality. See the <a href="#">Adjustable Operation</a> section for more details.
GND	6, 7, 12	—	Ground pin. These pins must be connected to ground and each other with a low-impedance connection.
IN	1, 2	I	Input supply voltage pin. Use a $10\mu F$ or larger ceramic capacitor ( $5\mu F$ or greater of capacitance) from IN to ground to reduce input supply impedance. Place the input capacitor as close to the input as possible. See the <a href="#">Input and Output Capacitor Requirements</a> section for more details.
NR/SS	4	—	Noise-reduction and soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and also enables the soft-start function. Although not required, connect a $10nF$ or larger capacitor from NR/SS to GND (as close to the pin as possible) to maximize ac performance. See the <a href="#">Noise-Reduction and Soft-Start Capacitor</a> section for more details.
OUT	10, 11	O	Regulated output pin. A $47\mu F$ or larger ceramic capacitor ( $25\mu F$ or greater of capacitance) from OUT to ground is required for stability and must be placed as close to the output as possible. Minimize the impedance from the OUT pin to the load. See the <a href="#">Input and Output Capacitor Requirements</a> section for more details.
PG	8	O	Active-high, power-good pin. An open-drain output indicates when the output voltage reaches $V_{IT(PG)}$ of the target. A feed-forward capacitor can disrupt PG (power good) functionality. See the <a href="#">Power-Good Output</a> section for more details.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	IN, BIAS, PG, EN	−0.3	7.0	V
	OUT	−0.3	$V_{IN} + 0.3$ <sup>(2)</sup>	
	NR/SS, FB	−0.3	3.6	
Current	OUT	Internally limited		A
	PG (sink current into device)		5	mA
Temperature	Operating junction, $T_J$	−55	125	°C
	Storage, $T_{stg}$	−55	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is  $V_{IN} + 0.3V$  or 7.0V, whichever is smaller.

### 5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input supply voltage range	1.1		6.5	V
$V_{BIAS}$	Bias supply voltage range	3.0		6.5	V
$V_{OUT}$	Output voltage range <sup>(1)</sup>	0.5		5.15	V
$V_{EN}$	Enable voltage range	0		6.5	V
$I_{OUT}$	Output current	0		3	A
$C_{IN}$	Input capacitor	10	47	3000	μF
$C_{OUT}$	Output capacitor	47	$47    10    10$ <sup>(3)</sup>	3000	μF
$C_{BIAS}$	Bias pin capacitor		1		μF
$R_{PG}$	Power-good pullup resistance	10		100	kΩ
$C_{NR/SS}$	NR/SS capacitor		10		nF
$C_{FF}$	Feed-forward capacitor		10		nF
$R_1$	Top resistor value in feedback network for adjustable operation		12.1		kΩ
$R_2$	Bottom resistor value in feedback network for adjustable operation			160 <sup>(2)</sup>	kΩ
$T_J$	Operating junction temperature	−40		125	°C

- (1) This output voltage range does not include device accuracy or accuracy of the feedback resistors.
- (2) The upper limit for the  $R_2$  resistor is to provide accuracy by making the current through the feedback network much larger than the leakage current into the feedback node.

- (3) The recommended output capacitors are selected to optimize PSRR for the frequency range of 400kHz to 700kHz. This frequency range is a typical value for dc/dc supplies.

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		RPS (VQFN)		UNIT
		12 PINS		
		JEDEC <sup>(2)</sup>	EVM <sup>(3)</sup>	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	68.7	46.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	43.8	43.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	19.3	N/A	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.3	4.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	18.9	22	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.2	11.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.  
(2) JEDEC standard. (2s2p, no vias to internal plane and bottom layer).  
(3) EVM thermal model using the TPS7A53EVM-031 for thermal analysis, see the [TPS7A53EVM Thermal Analysis](#) section for more information.

## 5.5 Electrical Characteristics

over operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ),  $V_{IN} = 1.4\text{ V}$  or  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(nom)} = 0.5\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 47\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 0\text{ nF}$ ,  $C_{FF} = 0\text{ nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{ k}\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>FB</sub>	Feedback voltage			0.5		V
V <sub>NR/SS</sub>	NR/SS pin voltage			0.5		V
V <sub>UVLO+(IN)</sub>	Rising input supply UVLO with BIAS	V <sub>IN</sub> rising with V <sub>BIAS</sub> = 3V		1.02	1.085	V
V <sub>UVLO-(IN)</sub>	Falling input supply UVLO with BIAS	V <sub>IN</sub> falling with V <sub>BIAS</sub> = 3V	0.55	0.7		V
V <sub>UVLO+(IN)</sub>	Rising input supply UVLO without BIAS	V <sub>IN</sub> rising		1.31	1.39	V
V <sub>UVLO-(IN)</sub>	Falling input supply UVLO without BIAS	V <sub>IN</sub> falling	0.65	1.057		V
V <sub>UVLO+(BIAS)</sub>	Rising bias supply UVLO	V <sub>BIAS</sub> rising, V <sub>IN</sub> = 1.1V		2.83	2.9	V
V <sub>UVLO-(BIAS)</sub>	Falling bias supply UVLO	V <sub>BIAS</sub> falling, V <sub>IN</sub> = 1.1V	2.45	2.54		V
V <sub>OUT</sub>	Output voltage range		0.5		5.15	V
	Output voltage accuracy	1.4 V ≤ V <sub>IN</sub> ≤ 6.5 V, 0.5V ≤ V <sub>OUT</sub> ≤ 5.15V, 5mA ≤ I <sub>OUT</sub> ≤ 3A  V <sub>IN</sub> = 1.1V, 5mA ≤ I <sub>OUT</sub> ≤ 3A, 3V ≤ V <sub>BIAS</sub> ≤ 6.5V	-0.75		0.75	%
			-0.5		0.5	
ΔV <sub>OUT</sub> /ΔV <sub>IN</sub>	Line regulation	I <sub>OUT</sub> = 5mA, 1.4V ≤ V <sub>IN</sub> ≤ 6.5V		0.03		mV/V
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation	5mA ≤ I <sub>OUT</sub> ≤ 3A 3V ≤ V <sub>BIAS</sub> ≤ 6.5V V <sub>IN</sub> = 1.1V		0.07		mV/A
		5mA ≤ I <sub>OUT</sub> ≤ 3A		0.012		mV/A
V <sub>OS</sub>	Error amplifier offset voltage	V <sub>IN</sub> = 1.4V, I <sub>OUT</sub> = 5mA	-2.5		2.5	mV

## 5.5 Electrical Characteristics (続き)

over operating junction temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = 1.4\text{ V}$  or  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(nom)} = 0.5\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 47\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 0\text{ nF}$ ,  $C_{FF} = 0\text{ nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{ k}\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{DO}$	Dropout voltage	$V_{IN} = 1.4\text{ V}$ , $I_{OUT} = 3\text{ A}$ , $V_{FB} = 0.5\text{ V} - 3\%$		105	175	mV
		$V_{IN} = 5.4\text{ V}$ , $I_{OUT} = 3\text{ A}$ , $V_{FB} = 0.5\text{ V} - 3\%$		170	280	
		$V_{IN} = 5.6\text{ V}$ , $I_{OUT} = 3\text{ A}$ , $V_{FB} = 0.5\text{ V} - 3\%$		215	375	
		$V_{IN} = 1.1\text{ V}$ , $3.0\text{ V} \leq V_{BIAS} \leq 6.5\text{ V}$ , $I_{OUT} = 3\text{ A}$ , $V_{FB} = 0.5\text{ V} - 3\%$		60	110	
$I_{LIM}$	Output current limit	$V_{OUT}$ forced at $0.9 \times V_{OUT(nom)}$ , $V_{OUT(nom)} = 5.0\text{ V}$	3.6	4.2	4.9	A
$I_{SC}$	Short-circuit current limit	$R_{LOAD} = 20\text{ m}\Omega$		2		
$I_{GND}$	GND pin current	$V_{IN} = 6.5\text{ V}$ , $I_{OUT} = 5\text{ mA}$		3	4.3	mA
		$V_{IN} = 1.4\text{ V}$ , $I_{OUT} = 3\text{ A}$		4.3	5.5	
		Shutdown, PG = open, $V_{IN} = 6.5\text{ V}$ , $V_{EN} = 0.5\text{ V}$				25
$I_{EN}$	EN pin current	$V_{IN} = 6.5\text{ V}$ , $V_{EN} = 0\text{ V}$ and $6.5\text{ V}$			0.5	$\mu\text{A}$
$I_{BIAS}$	BIAS pin current	$V_{IN} = 1.1\text{ V}$ , $V_{BIAS} = 6.5\text{ V}$ , $V_{OUT(nom)} = 0.5\text{ V}$ , $I_{OUT} = 3\text{ A}$		2.3	3.5	mA
$V_{IL(EN)}$	EN pin low-level input voltage (disable device)		0		0.5	V
$V_{IH(EN)}$	EN pin high-level input voltage (enable device)		1.1		6.5	V
$V_{IT-(PG)}$	Falling PG pin threshold	For falling $V_{OUT}$	$80\% \times V_{OUT}$	$86\% \times V_{OUT}$	$91\% \times V_{OUT}$	V
$V_{IT+(PG)}$	Rising PG pin threshold	For rising $V_{OUT}$	$85\% \times V_{OUT}$	$91\% \times V_{OUT}$	$96\% \times V_{OUT}$	V
$V_{OL(PG)}$	PG pin low-level output voltage	$V_{OUT} < V_{IT(PG)}$ , $I_{PG} = -1\text{ mA}$ (current into device)			0.4	V
$I_{K(PG)}$	PG pin leakage current	$V_{OUT} > V_{IT(PG)}$ , $V_{PG} = 6.5\text{ V}$			1	$\mu\text{A}$
$I_{NR/SS}$	NR/SS pin charging current	$V_{NR/SS} = \text{GND}$ , $V_{IN} = 6.5\text{ V}$	4	6.2	9	$\mu\text{A}$
$I_{FB}$	FB pin leakage current	$V_{IN} = 6.5\text{ V}$			100	nA
$R_{NR}$	NR resistor value			250		k $\Omega$
PSRR	Power-supply rejection ratio	$V_{IN} = 1.1\text{ V}$ , $V_{OUT} = 0.5\text{ V}$ , $V_{BIAS} = 5\text{ V}$ , $I_{OUT} = 3\text{ A}$ , $C_{NR/SS} = 10\text{ nF}$ , $C_{FF} = 10\text{ nF}$ , $C_{OUT} = 47\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F}$ , $f = 10\text{ kHz}$		53		dB
		$V_{IN} = 1.1\text{ V}$ , $V_{OUT} = 0.5\text{ V}$ , $V_{BIAS} = 5\text{ V}$ , $I_{OUT} = 3\text{ A}$ , $C_{NR/SS} = 10\text{ nF}$ , $C_{FF} = 10\text{ nF}$ , $C_{OUT} = 47\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F}$ , $f = 500\text{ kHz}$		48		


## 5.5 Electrical Characteristics (続き)

over operating junction temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = 1.4\text{ V}$  or  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(nom)} = 0.5\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $C_{IN} = 10\text{ }\mu\text{F}$ ,  $C_{OUT} = 47\text{ }\mu\text{F}$ ,  $C_{NR/SS} = 0\text{ nF}$ ,  $C_{FF} = 0\text{ nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{ k}\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_n$	Output noise voltage		4.6		$\mu\text{V}_{\text{RMS}}$
			13.9		
$T_{sd+}$	Thermal shutdown temperature increasing	Shutdown, temperature increasing		160	$^\circ\text{C}$
$T_{sd-}$	Thermal shutdown temperature decreasing	Reset, temperature decreasing		140	


### 5.6 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 1.4\text{V}$  or  $V_{IN} = V_{OUT(\text{NOM})} + 0.5\text{V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(\text{NOM})} = 0.5\text{V}$ ,  $V_{EN} = 1.1\text{V}$ ,  $C_{OUT} = 47\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ ,  $C_{FF} = 0\text{nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{k}\Omega$  (unless otherwise noted)




$V_{IN} = 1.1\text{V}$ ,  $V_{OUT} = 0.7\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$

图 5-1. PSRR vs Frequency and  $I_{OUT}$




$V_{BIAS} = 5\text{V}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$

图 5-2. PSRR vs Frequency and  $V_{IN}$  With Bias




$V_{IN} = 1.4\text{V}$ ,  $I_{OUT} = 1\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$

图 5-3. PSRR vs Frequency and  $V_{BIAS}$




$I_{OUT} = 1\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$

图 5-4. PSRR vs Frequency and  $V_{IN}$



$V_{IN} = V_{OUT} + 0.4\text{V}$ ,  $V_{BIAS} = 5.0\text{V}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$

图 5-5. PSRR vs Frequency and  $V_{OUT}$  With Bias




$I_{OUT} = 3\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$

图 5-6. PSRR vs Frequency and  $V_{IN}$  for  $V_{OUT} = 3.3\text{V}$




### 5.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 1.4\text{V}$  or  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(NOM)} = 0.5\text{V}$ ,  $V_{EN} = 1.1\text{V}$ ,  $C_{OUT} = 47\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ ,  $C_{FF} = 0\text{nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{k}\Omega$  (unless otherwise noted)




$V_{IN} = 5.6\text{V}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$

5-7. PSRR vs Frequency and  $I_{OUT}$  for  $V_{OUT} = 5\text{V}$




$V_{IN} = V_{OUT} + 0.4\text{V}$  and  $V_{BIAS} = 5\text{V}$  for  $V_{OUT} \leq 2.2\text{V}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = C_{FF} = 10\text{nF}$ , RMS noise BW = 10Hz to 100kHz

5-8. Output Voltage Noise vs Output Voltage and  $I_{OUT}$



$V_{IN} = V_{OUT} + 0.4\text{V}$  and  $V_{BIAS} = 5\text{V}$  for  $V_{OUT} \leq 2.2\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$ , RMS noise BW = 10Hz to 100kHz

5-9. Output Voltage Noise vs Frequency and  $V_{OUT}$




$I_{OUT} = 1\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$ , RMS noise BW = 10Hz to 100kHz

5-10. Output Voltage Noise vs Frequency and  $V_{IN}$


### 5.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 1.4\text{V}$  or  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(NOM)} = 0.5\text{V}$ ,  $V_{EN} = 1.1\text{V}$ ,  $C_{OUT} = 47\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ ,  $C_{FF} = 0\text{nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{k}\Omega$  (unless otherwise noted)




$V_{IN} = V_{OUT} + 0.4\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{FF} = 10\text{nF}$ , RMS noise BW = 10Hz to 100kHz

5-11. Output Voltage Noise vs Frequency and  $C_{NR/SS}$




$V_{IN} = 1.1\text{V}$ ,  $V_{OUT} = 0.7\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = 10\text{nF}$ , RMS noise BW = 10Hz to 100kHz

5-12. Output Voltage Noise vs Frequency and  $C_{FF}$




$V_{IN} = 5.6\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{FF} = 10\text{nF}$ , RMS noise BW = 10Hz to 100kHz

5-13. Output Voltage Noise vs Frequency at 5V Output




$V_{IN} = 1.1\text{V}$ ,  $V_{OUT} = 0.7\text{V}$ ,  $V_{BIAS} = 5.0\text{V}$ ,  $I_{OUT} = 3\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$

5-14. Start-Up Waveform vs Time and  $C_{NR/SS}$



$V_{IN} = V_{OUT} + 0.4\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT,DC} = 100\text{mA}$ , slew rate =  $1\text{A}/\mu\text{s}$ ,  $C_{NR/SS} = C_{FF} = 10\text{nF}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$

5-15. Load Transient vs Time and  $V_{OUT}$  With Bias




$I_{OUT,DC} = 100\text{mA}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = C_{FF} = 10\text{nF}$ , slew rate =  $1\text{A}/\mu\text{s}$

5-16. Load Transient vs Time and  $V_{OUT}$  Without Bias


## 5.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 1.4\text{V}$  or  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(NOM)} = 0.5\text{V}$ ,  $V_{EN} = 1.1\text{V}$ ,  $C_{OUT} = 47\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ ,  $C_{FF} = 0\text{nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{k}\Omega$  (unless otherwise noted)




$V_{OUT} = 5\text{V}$ ,  $I_{OUT,DC} = 100\text{mA}$ ,  $I_{OUT} = 100\text{mA}$  to  $3\text{A}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = C_{FF} = 10\text{nF}$

5-17. Load Transient vs Time and Slew Rate




$V_{IN} = 1.4\text{V}$ ,  $V_{BIAS} = 5.0\text{V}$ ,  $C_{OUT} = 47\mu\text{F} \parallel 10\mu\text{F} \parallel 10\mu\text{F}$ ,  $C_{NR/SS} = C_{FF} = 10\text{nF}$ , slew rate =  $1\text{A}/\mu\text{s}$

5-18. Load Transient vs Time and DC Load ( $V_{OUT} = 0.7\text{V}$ )




$I_{OUT} = 3\text{A}$ ,  $V_{BIAS} = 0\text{V}$

5-19. Dropout Voltage vs Input Voltage Without Bias




$I_{OUT} = 3\text{A}$ ,  $V_{BIAS} = 6.5\text{V}$

5-20. Dropout Voltage vs Input Voltage With Bias



$V_{IN} = 1.4\text{V}$ ,  $V_{BIAS} = 0\text{V}$

5-21. Dropout Voltage vs Output Current Without Bias




$V_{IN} = 1.1\text{V}$ ,  $V_{BIAS} = 3\text{V}$


5-22. Dropout Voltage vs Output Current With Bias

### 5.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 1.4\text{V}$  or  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(NOM)} = 0.5\text{V}$ ,  $V_{EN} = 1.1\text{V}$ ,  $C_{OUT} = 47\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ ,  $C_{FF} = 0\text{nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{k}\Omega$  (unless otherwise noted)




5-23. Dropout Voltage vs Output Current (High  $V_{IN}$ )




5-24. Load Regulation With Bias




5-25. Load Regulation Without Bias



5-26. Load Regulation Without Bias




5-27. Line Regulation Without Bias




5-28. Quiescent Current vs Input Voltage

## 5.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 1.4\text{V}$  or  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(NOM)} = 0.5\text{V}$ ,  $V_{EN} = 1.1\text{V}$ ,  $C_{OUT} = 47\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ ,  $C_{FF} = 0\text{nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{k}\Omega$  (unless otherwise noted)




5-29. Quiescent Current vs Bias Voltage




5-30. Shutdown Current vs Input Voltage




5-31. Shutdown Current vs Bias Voltage



5-32. NR/SS Current vs Input Voltage



5-33.  $V_{IN}$  UVLO vs Temperature



5-34.  $V_{BIAS}$  UVLO vs Temperature

### 5.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 1.4\text{V}$  or  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  (whichever is greater),  $V_{BIAS} = \text{open}$ ,  $V_{OUT(NOM)} = 0.5\text{V}$ ,  $V_{EN} = 1.1\text{V}$ ,  $C_{OUT} = 47\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ ,  $C_{FF} = 0\text{nF}$ , and PG pin pulled up to  $V_{IN}$  with  $100\text{k}\Omega$  (unless otherwise noted)




图 5-35. Enable Threshold vs Temperature




图 5-36. PG Voltage vs PG Current Sink




图 5-37. PG Voltage vs PG Current Sink Without Bias




图 5-38. PG Threshold vs Temperature




图 5-39. Foldback Current Limit vs Temperature

## 6 Detailed Description


### 6.1 Overview

The TPS7A53B is a high-current (3A), low-noise ( $4.6\mu\text{V}_{\text{RMS}}$ ), high-accuracy (0.75%) low-dropout linear voltage regulator with an input range of 1.1V to 6.5V and an output voltage range of 0.5V to 5.15V. The TPS7A53B has an integrated charge pump for ease of use, and an external bias rail to allow for the lowest dropout across the entire output voltage range. 表 6-1 categorizes the functions shown in the *Functional Block Diagram*. These features make the TPS7A53B a robust solution to solve many challenging problems by generating a clean, accurate power supply in a variety of applications.

表 6-1. Device Features

VOLTAGE REGULATION	SYSTEM START-UP	INTERNAL PROTECTION
High accuracy	Programmable soft-start	Foldback current limit
Low-noise, high-PSRR output	No sequencing requirement between BIAS, IN, and EN	Thermal shutdown
Fast transient response	Power-good output	
	Start-up with negative bias on OUT	

### 6.2 Functional Block Diagram



## 6.3 Feature Description


### 6.3.1 Voltage Regulation Features

#### 6.3.1.1 DC Regulation

A low-dropout regulator (LDO) functions as a class-B amplifier, as shown in [Figure 6-1](#), in which the input signal is the internal reference voltage ( $V_{REF}$ ).  $V_{REF}$  is designed to have very low bandwidth at the input to the error amplifier by using a low-pass filter ( $V_{NR/SS}$ ).

As such, the reference can be considered as a pure dc input signal. The low output impedance of an LDO comes from the combination of the output capacitor and pass transistor. The pass transistor also presents a high input impedance to the source voltage when operating as a current source. A positive LDO can only source current because of the class-B architecture.

This device achieves a maximum of 0.75% output voltage accuracy primarily because of the high-precision band-gap voltage ( $V_{BG}$ ) that creates  $V_{REF}$ . The low dropout voltage ( $V_{DO}$ ) reduces the thermal power dissipation required by the device to regulate the output voltage at a given current level, thereby improving system efficiency. These features combine to make this device a good approximation of an optimal voltage source.



$$V_{OUT} = V_{REF} \times (1 + R_1 / R_2).$$

**Figure 6-1. Simplified Regulation Circuit**

#### 6.3.1.2 AC and Transient Response

The LDO responds quickly to a transient (large-signal response) on the input supply (line transient) or the output current (load transient) resulting from the LDO high-input impedance and low output impedance across frequency. This same capability also means that the LDO has a high power-supply rejection ratio (PSRR) and, when coupled with a low internal noise-floor ( $V_n$ ), the LDO approximates an optimal power supply in ac (small-signal) and large-signal conditions.

The choice of external component values optimizes the small- and large-signal response. The NR/SS capacitor ( $C_{NR/SS}$ ) and feed-forward capacitor ( $C_{FF}$ ) easily reduce the device noise floor and improve PSRR.



### 6.3.2 System Start-Up Features

In many different applications, the power-supply output must turn on within a specific window of time to either provide proper operation of the load or to minimize the loading on the input supply or other sequencing requirements. The LDO start-up is well-controlled and user-adjustable, solving the demanding requirements faced by many power-supply design engineers in a simple fashion.

#### 6.3.2.1 Programmable Soft-Start (NR/SS Pin)

Soft-start directly controls the output start-up time and indirectly controls the output current during start-up (inrush current).

As shown in 図 6-2, the external capacitor at the NR/SS pin ( $C_{NR/SS}$ ) sets the output start-up time by setting the rise time of the internal reference ( $V_{NR/SS}$ ).




図 6-2. Simplified Soft-Start Circuit

#### 6.3.2.2 Internal Sequencing

Controlling when a single power supply turns on can be difficult in a power distribution network (PDN), because of the high power levels inherent in a PDN and the variations between the supplies. As shown in 図 6-3 and 表 6-2, the LDO turn-on and turn-off time is set by the enable circuit (EN) and undervoltage lockout circuits ( $UVLO_{1,2(IN)}$  and  $UVLO_{BIAS}$ ).




図 6-3. Simplified Turn-On Control

表 6-2. Internal Sequencing Functionality Table

INPUT VOLTAGE	BIAS VOLTAGE	ENABLE STATUS	LDO STATUS	ACTIVE DISCHARGE	POWER GOOD
$V_{IN} \geq V_{UVLO\_1,2(IN)}$	$V_{BIAS} \geq V_{UVLO(BIAS)}$	EN = 1	On	Off	PG = 1 when $V_{OUT} \geq V_{IT(PG)}$
		EN = 0	Off	On	
$V_{IN} < V_{UVLO\_1,2(IN)} - V_{HYS1,2(IN)}$	$V_{BIAS} < V_{UVLO(BIAS)} + V_{HYS(BIAS)}$	EN = Don't care	Off	On <sup>(1)</sup>	PG = 0
IN = Don't care	BIAS = Don't care		Off		
	$V_{BIAS} \geq V_{UVLO(BIAS)}$		Off		

(1) The active discharge remains on as long as  $V_{IN}$  or  $V_{BIAS}$  provide enough headroom for the discharge circuit to function.

### 6.3.2.2.1 Enable (EN)

The enable signal ( $V_{EN}$ ) is an active-high digital control that enables the LDO when the enable voltage is past the rising threshold ( $V_{EN} \geq V_{IH(EN)}$ ) and disables the LDO when the enable voltage is below the falling threshold ( $V_{EN} \leq V_{IL(EN)}$ ). The exact enable threshold is between  $V_{IH(EN)}$  and  $V_{IL(EN)}$  because EN is a digital control. Connect EN to  $V_{IN}$  if enable functionality is not needed.

### 6.3.2.2.2 Undervoltage Lockout (UVLO) Control

The UVLO circuits respond quickly to glitches on IN or BIAS and attempts to disable the output of the device if either of these rails collapse.

### 6.3.2.2.3 Active Discharge

When either EN or UVLO are low, the device connects a resistor of several hundred ohms from  $V_{OUT}$  to GND, discharging the output capacitance.


Do not rely on the active discharge circuit for discharging large output capacitors when the input voltage drops below the targeted output voltage. Current flows from the output to the input (reverse current) when  $V_{OUT} > V_{IN}$ , which can cause damage to the device (when  $V_{OUT} > V_{IN} + 0.3V$ ).

### 6.3.2.3 Power-Good Output (PG)

The PG signal provides an easy solution to meet demanding sequencing requirements because PG signals when the output nears the nominal value. PG can be used to signal other devices in a system when the output voltage is near, at, or above the set output voltage ( $V_{OUT(nom)}$ ). [Figure 6-4](#) shows a simplified schematic.

The PG signal is an open-drain digital output that requires a pullup resistor to a voltage source and is active high. The PG circuit sets the PG pin into a high-impedance state to indicate that the power is good.

Using a large feed-forward capacitor ( $C_{FF}$ ) delays the output voltage and, because the PG circuit monitors the FB pin, the PG signal can indicate a false positive.



**Figure 6-4. Simplified PG Circuit**

## 6.3.3 Internal Protection Features

In many applications, fault events can occur that damage devices in the system. Short circuits and excessive heat are the most common fault events for power supplies. The TPS7A53B implements circuitry to protect the device and the load during these events. Do not continuously operate in these fault conditions or above a junction temperature of 140°C because the long-term reliability of the device is reduced.

### 6.3.3.1 Foldback Current Limit ( $I_{CL}$ )

The internal current limit circuit protects the LDO against high load-current faults or shorting events. During a current-limit event, the LDO sources constant current; therefore, the output voltage falls with decreased load impedance. Thermal shutdown can activate during a current limit event because of the high power dissipation typically found in these conditions. For proper operation of the current limit, minimize the inductances to the input and load. Do not run continuous operation in current limit.

### 6.3.3.2 Thermal Protection ( $T_{sd}$ )

The thermal shutdown circuit protects the LDO against excessive heat in the system, either resulting from current limit or high ambient temperature.

The output of the LDO turns off when the LDO temperature (junction temperature,  $T_J$ ) exceeds the rising thermal shutdown temperature. The output turns on again after  $T_J$  decreases below the falling thermal shutdown temperature.

A high power dissipation across the device, combined with a high ambient temperature ( $T_A$ ), can cause  $T_J$  to be greater than or equal to  $T_{sd}$ , triggering the thermal shutdown and causing the output to fall to 0V. The LDO can cycle on and off when thermal shutdown is reached under these conditions.

## 6.4 Device Functional Modes

表 6-3 provides a quick comparison between the regulation and disabled operation.

**表 6-3. Device Functional Modes Comparison**

OPERATING MODE	PARAMETER				
	$V_{IN}$	$V_{BIAS}$	EN	$I_{OUT}$	$T_J$
Regulation <sup>(1)</sup>	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{BIAS} \geq V_{UVLO(BIAS)}$ <sup>(3)</sup>	$V_{EN} > V_{IH(EN)}$	$I_{OUT} < I_{CL}$	$T_J \leq T_{J(maximum)}$
Disabled <sup>(2)</sup>	$V_{IN} < V_{UVLO\_1,2(IN)}$	$V_{BIAS} < V_{UVLO(BIAS)}$	$V_{EN} < V_{IL(EN)}$	—	$T_J > T_{sd}$

- (1) All table conditions must be met.
- (2) The device is disabled when any condition is met.
- (3)  $V_{BIAS}$  is only required for  $V_{IN} < 1.4V$ .

### 6.4.1 Regulation

The device regulates the output to the nominal output voltage when all conditions in 表 6-3 are met.

### 6.4.2 Disabled

When disabled, the pass transistor is turned off, the internal circuits are shut down, and the output voltage is actively discharged to ground by an internal resistor from the output to ground. See the [Active Discharge](#) section for additional information.

### 6.4.3 Current Limit Operation

During a current-limit event, the LDO regulates the output current instead of the output voltage. Therefore, the output voltage falls with decreased load impedance.

## 7 Application and Implementation

---

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

---

### 7.1 Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

#### 7.1.1 Recommended Capacitor Types

The TPS7A53B is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR, pin 4). Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature. The use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature. Make sure to derate ceramic capacitors by at least 50%. The input and output capacitors recommended herein account for a capacitance derating of approximately 50%, but at high  $V_{IN}$  and  $V_{OUT}$  conditions ( $V_{IN} = 5.5V$  to  $V_{OUT} = 5.0V$ ), the derating can be greater than 50%, and must be taken into consideration.

##### 7.1.1.1 Input and Output Capacitor Requirements ( $C_{IN}$ and $C_{OUT}$ )

The TPS7A53B is designed and characterized for operation with ceramic capacitors of 47 $\mu$ F or greater (22 $\mu$ F or greater of capacitance) at the output and 10 $\mu$ F or greater (5 $\mu$ F or greater of capacitance) at the input. Use at least a 47 $\mu$ F capacitor at the input to minimize input impedance. Place the input and output capacitors as near as practical to the respective input and output pins to minimize trace parasitics. If the trace inductance from the input supply to the TPS7A53B is high, a fast current transient can cause  $V_{IN}$  to ring above the absolute maximum voltage rating and damage the device. This situation can be mitigated by additional input capacitors to dampen and keep the ringing below the device absolute maximum ratings.

A combination of multiple output capacitors boosts the high-frequency PSRR. The combination of one 0805-sized, 47 $\mu$ F ceramic capacitor in parallel with two 0805-sized, 10 $\mu$ F ceramic capacitors with a sufficient voltage rating (in conjunction with the PSRR boost circuit) optimizes PSRR for the frequency range of 400kHz to 700kHz, a typical range for dc/dc supply switching frequency. This 47 $\mu$ F || 10 $\mu$ F || 10 $\mu$ F capacitor combination also makes certain that at high input voltage and high output voltage configurations, the minimum effective capacitance is met. Many 0805-sized, 47 $\mu$ F ceramic capacitors have a voltage derating of approximately 60% to 80% at 5.0V, so the addition of the two 10 $\mu$ F capacitors makes sure that the capacitance is at or above 22 $\mu$ F.

### 7.1.1.2 Noise-Reduction and Soft-Start Capacitor ( $C_{NR/SS}$ )

The TPS7A53B features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor ( $C_{NR/SS}$ ). Use an external  $C_{NR/SS}$  to minimize inrush current into the output capacitors. This soft-start feature eliminates power-up initialization problems when powering field-programmable gate arrays (FPGAs), digital signal processors (DSPs), or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.

To achieve a monotonic start-up, the TPS7A53B error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage approaches the internal reference. The soft-start ramp time depends on the soft-start charging current ( $I_{NR/SS}$ ), the soft-start capacitance ( $C_{NR/SS}$ ), and the internal reference ( $V_{NR/SS}$ ). Use 式 1 to calculate the soft-start ramp time:

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS} \quad (1)$$

$I_{NR/SS}$  is provided in the [Electrical Characteristics](#) table and has a typical value of 6.2μA.

The noise-reduction capacitor, in conjunction with the noise-reduction resistor, forms a low-pass filter (LPF) that filters out noise from the reference before being gained up with the error amplifier, thereby reducing the device noise floor. The LPF is a single-pole filter and 式 2 calculates the cutoff frequency. The typical value of  $R_{NR}$  is 250kΩ. Increasing the  $C_{NR/SS}$  capacitor has a greater affect because the output voltage increases when the noise from the reference is gained up even more at higher output voltages. For low-noise applications, use a 10nF to 1μF  $C_{NR/SS}$ .

$$f_{cutoff} = 1 / (2 \times \pi \times R_{NR} \times C_{NR/SS}) \quad (2)$$

### 7.1.1.3 Feed-Forward Capacitor ( $C_{FF}$ )

Although a feed-forward capacitor ( $C_{FF}$ ) from the FB pin to the OUT pin is not required to achieve stability, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance  $C_{FF}$  can be used; however, the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled. For a detailed description, see the [Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application note](#).

## 7.1.2 Soft-Start and Inrush Current

Soft-start refers to the ramp-up characteristic of the output voltage during LDO turn-on after EN and UVLO achieve threshold voltage. The noise-reduction capacitor serves a dual purpose of both governing output noise reduction and programming the soft-start ramp during turn-on.

Inrush current is defined as the current into the LDO at the IN pin during start-up. Inrush current then consists primarily of the sum of load current and the current used to charge the output capacitor. This current is difficult to measure because the input capacitor must be removed, which is not recommended. However, 式 3 can estimate this soft-start current:

$$I_{OUT(t)} = \left[ \frac{C_{OUT} \times dV_{OUT}(t)}{dt} \right] + \left[ \frac{V_{OUT}(t)}{R_{LOAD}} \right] \quad (3)$$

where:

- $V_{OUT}(t)$  is the instantaneous output voltage of the turn-on ramp
- $dV_{OUT}(t) / dt$  is the slope of the  $V_{OUT}$  ramp
- $R_{LOAD}$  is the resistive load impedance

### 7.1.3 Optimizing Noise and PSRR

Improve the ultra-low noise floor and PSRR of the device by carefully selecting:

- $C_{NR/SS}$  for the low-frequency range
- $C_{FF}$  in the mid-band frequency range
- $C_{OUT}$  for the high-frequency range
- $V_{IN} - V_{OUT}$  for all frequencies
- $V_{BIAS}$  at lower input voltages

A larger noise-reduction capacitor improves low-frequency PSRR by filtering any noise coupling from the input into the reference. To improve mid-band PSRR, use the feed-forward capacitor to place a zero-pole pair near the edge of the loop bandwidth and push out the loop bandwidth. Use larger output capacitors to improve high-frequency PSRR.

A higher input voltage improves PSRR by giving the device more headroom to respond to noise on the input. A bias rail also improves PSRR at lower input voltages because greater headroom is provided for the internal circuits.

The noise-reduction capacitor filters out low-frequency noise from the reference, and the feed-forward capacitor reduces output voltage noise by filtering out mid-band frequency noise. However, a large feed-forward capacitor can create new issues that are discussed in the [Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application note](#).

Use a large output capacitor to reduce high-frequency output voltage noise. Additionally, a bias rail or higher input voltage improves noise because greater headroom is provided for the internal circuits.

表 7-1 lists the output voltage noise for the 10Hz to 100kHz band at a 5.0V output for a variety of conditions with an input voltage of 5.5V, an  $R_1$  of 12.1k $\Omega$ , and a load current of 3.0A. The 5.0V output is used because this output is the worst-case condition for output voltage noise.

表 7-1. Output Noise Voltage at a 5.0V Output

OUTPUT VOLTAGE NOISE ( $\mu V_{RMS}$ )	$C_{NR/SS}$ (nF)	$C_{FF}$ (nF)	$C_{OUT}$ ( $\mu F$ )
11.7	10	10	47    10    10
7.7	100	10	47    10    10
6	100	100	47    10    10
7.4	100	10	1000
5.8	100	100	1000

### 7.1.4 Charge Pump Noise

The device internal charge pump generates a minimal amount of noise. Use a bias rail to minimize the internal charge pump noise when the internal voltage is clamped, thereby reducing the overall output noise floor.

The high-frequency components of the output voltage noise density curve are filtered out in most applications by using 10nF to 100nF bypass capacitors close to the load. Using a ferrite bead between the LDO output and the load input capacitors forms a pi-filter, further reducing the high-frequency noise contribution.


### 7.1.5 Current Sharing

There are two main current sharing implementations:

1. Through the use of external ballast resistors. For more details of this implementation, see the [Scalable, High-Current, Low-Noise Parallel LDO Reference Design design guide](#), [Parallel LDO Architecture Design Using Ballast Resistors white paper](#), and [Comprehensive Analysis and Universal Equations for Parallel LDO's Using Ballast Resistors white paper](#).
2. Through the use of external operational amplifiers. For more details, see the [Current-Sharing Dual LDOs design guide](#) and [6 A Current-Sharing Dual LDO design guide](#).

### 7.1.6 Adjustable Operation

As shown in [Figure 7-1](#), the output voltage of the TPS7A53B is set using external resistors.



**Figure 7-1. Adjustable Operation**

Use [Equation 4](#) to calculate  $R_1$  and  $R_2$ . This resistive network must provide a current equal to or greater than 5 $\mu$ A for dc accuracy. To optimize noise and PSRR, use an  $R_1$  of 12.1k $\Omega$ .

$$V_{OUT} = V_{NR/SS} \times (1 + R_1 / R_2) \quad (4)$$

[Table 7-2](#) shows the resistor combinations required to achieve several common rails using standard 1%-tolerance resistors.

**Table 7-2. Recommended Feedback-Resistor Values<sup>(1)</sup>**

TARGETED OUTPUT VOLTAGE (V)	FEEDBACK RESISTOR VALUES		CALCULATED OUTPUT VOLTAGE (V)
	R <sub>1</sub> (k $\Omega$ )	R <sub>2</sub> (k $\Omega$ )	
0.6	12.4	62	0.600
0.7	12.4	31.2	0.699
0.75	12.4	24.8	0.750
0.8	12.4	20.8	0.799
0.9	12.4	15.5	0.90
1.0	12.4	12.4	1.00
1.05	12.4	11.3	1.048
1.1	12.4	10.4	1.096
1.2	12.4	8.87	1.19
1.5	12.4	6.2	1.50
1.8	12.4	4.7	1.81
3.30	12.4	2.21	3.30
5.00	12.4	1.38	4.99

(1)  $R_1$  is connected from OUT to FB;  $R_2$  is connected from FB to GND.

### 7.1.7 Power-Good Operation

For proper operation of the power-good circuit, the pullup resistor value must be between 10kΩ and 100kΩ. The lower limit of 10kΩ results from the maximum pulldown strength of the power-good transistor, and the upper limit of 100kΩ results from the maximum leakage current at the power-good node. If the pullup resistor is outside this range, then the power-good signal can possibly be unable to read a valid digital logic level.

Using a large  $C_{FF}$  with a small  $C_{NR/SS}$  causes the power-good signal to incorrectly indicate that the output voltage has settled during turn-on. The  $C_{FF}$  time constant must be greater than the soft-start time constant for proper operation of the PG during start-up. For a detailed description, see the [Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application note](#).

The state of PG is only valid when the device operates above the minimum supply voltage. During short UVLO events and at light loads, power-good does not assert because the output voltage is sustained by the output capacitance.

### 7.1.8 Undervoltage Lockout (UVLO) Operation

The UVLO circuit makes sure that the device remains disabled before the input or bias supplies reach the minimum operational voltage range, and that the device shuts down when the input supply or bias supply falls too low.

The UVLO circuit has a minimum response time of several microseconds to fully assert. During this time, a downward line transient below approximately 0.8V causes the UVLO to assert for a short time; however, the UVLO circuit does not have enough stored energy to fully discharge the internal circuits inside the device. When the UVLO circuit does not fully discharge, the internal circuits of the output are not fully disabled.

The effect of the downward line transient can be mitigated by either using a larger input capacitor to limit the fall time of the input supply when operating near the minimum  $V_{IN}$ , or by using a bias rail.

Figure 7-2 shows the UVLO circuit response to various input voltage events. The diagram can be separated into the following regions:

- Region A: The device does not turn on until the input reaches the UVLO rising threshold.
- Region B: Normal operation with a regulated output.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold – UVLO hysteresis). The output can fall out of regulation but the device is still enabled.
- Region D: Normal operation with a regulated output.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLO rising threshold is reached by the input voltage and a normal start-up then follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0V. The output falls because of the load and active discharge circuit.




图 7-2. Typical UVLO Operation



### 7.1.9 Dropout Voltage ( $V_{DO}$ )

Generally, the dropout voltage often refers to the minimum voltage difference between the input and output voltage ( $V_{DO} = V_{IN} - V_{OUT}$ ) required for regulation. When  $V_{IN}$  drops below the required  $V_{DO}$  for the given load current, the device functions as a resistive switch and does not regulate output voltage. Dropout voltage is proportional to the output current because the device is operating as a resistive switch.

Dropout voltage is affected by the drive strength for the gate of the pass transistor, which is nonlinear with respect to  $V_{IN}$  on this device because of the internal charge pump. The charge pump causes a higher dropout voltage at lower input voltages when a bias rail is not used.

For this device, dropout voltage increases exponentially when the input voltage nears the maximum operating voltage because the charge pump is internally clamped to 8.0V.


### 7.1.10 Device Behavior During Transition From Dropout Into Regulation

Some applications have transients that place the device into dropout, especially with a device such as a high-current linear regulator. A typical application with these transient conditions can require setting  $V_{IN} \leq (V_{OUT} + V_{DO})$  to keep the device junction temperature within the specified operating range. A load transient or line transient with these conditions can place the device into dropout (for example, a load transient from 1A to 3A at  $1A/\mu s$  when operating with a  $V_{IN}$  of 5.4V and a  $V_{OUT}$  of 5.0V).

The load transient saturates the error amplifier output stage when the gate of the pass transistor is driven as high as possible by the error amplifier, thus making the pass transistor function as a resistor from  $V_{IN}$  to  $V_{OUT}$ . The error amplifier response time to this load transient ( $I_{OUT} = 3A$  to  $1A$  at  $1A/\mu s$ ) is limited because the error amplifier must first recover from saturation, and then place the pass transistor back into active mode. During recovery from the load transient,  $V_{OUT}$  overshoots because the pass transistor is functioning as a resistor from  $V_{IN}$  to  $V_{OUT}$ . If operating under these conditions, apply a higher dc load or increase the output capacitance to reduce the overshoot.

### 7.1.11 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load, and the transition from a heavy to a light load. The regions shown in [Figure 7-3](#) are broken down in this section. Regions A, E, and H are where the output voltage is in steady-state regulation.



**Figure 7-3. Load Transient Waveform**

During transitions from a light load to a heavy load:

- The initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing the sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load:

- The initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing the sourcing current in combination with the load discharging the output capacitor (region G)

Transitions between current levels changes the internal power dissipation because the TPS7A53B is a high-current device (region D). The change in power dissipation changes the die temperature during these transitions, and leads to a slightly different voltage level. This different output voltage level shows up in the various load transient responses.

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger dc load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.


### 7.1.12 Reverse Current Protection Considerations

As with most LDOs, this device can be damaged by excessive reverse current.

Conditions where excessive reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} > V_{IN} + 0.3V$ :

- If the device has a large  $C_{OUT}$ , then the input supply collapses quickly and the load current becomes very small
- The output is biased when the input supply is not established
- The output is biased above the input supply

If an excessive reverse current flow is expected in the application, then external protection must be used to protect the device. [Figure 7-4](#) shows one approach of protecting the device.



**Figure 7-4. Example Circuit for Reverse Current Protection Using a Schottky Diode**

### 7.1.13 Power Dissipation (P<sub>D</sub>)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. 式 5 calculates P<sub>D</sub>:

$$P_D = (V_{OUT} - V_{IN}) \times I_{OUT} \quad (5)$$

#### 注

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A53B allows for maximum efficiency across a wide range of output voltages.

The primary heat conduction path for the package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (T<sub>J</sub>) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (R<sub>θJA</sub>) of the combined PCB and device package and the temperature of the ambient air (T<sub>A</sub>), according to 式 6. The equation is rearranged for output current in 式 7.

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (6)$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})] \quad (7)$$

Unfortunately, this thermal resistance (R<sub>θJA</sub>) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The R<sub>θJA</sub> recorded in the *Electrical Characteristics* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance.

### 7.1.14 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ<sub>JT</sub> and Ψ<sub>JB</sub>) are used in accordance with 式 8 and are given in the *Electrical Characteristics* table.

$$\begin{aligned} \Psi_{JT}: T_J &= T_T + \Psi_{JT} \times P_D \\ \Psi_{JB}: T_J &= T_B + \Psi_{JB} \times P_D \end{aligned} \quad (8)$$

where:

- P<sub>D</sub> is the power dissipated as explained in 式 5
- T<sub>T</sub> is the temperature at the center-top of the device package
- T<sub>B</sub> is the PCB surface temperature measured 1mm from the device package and centered on the package edge

### 7.1.15 TPS7A53EVM Thermal Analysis

The RPS package is a 2.2mm × 2.5mm, 12-pin VQFN with 25µm plating on each via. The EVM is a 3 inch by 3 inch (7.62 mm × 7.62 mm) PCB comprised of four layers. 表 7-3 lists an overview of the EVM stackup. 図 7-5 to 図 7-9 provide layer details for the EVM.

表 7-3. Stackup

LAYER	NAME	MATERIAL	THICKNESS (mil)
1	Top overlay	—	—
2	Top solder	Solder resist	0.40
3	Top layer	Copper	1.40
4	Dielectric 1	FR-4, high T <sub>G</sub>	18.50
5	Mid layer 1	Copper	1.40
6	Dielectric 2	FR-4, high T <sub>G</sub>	18.60
7	Mid layer 2	Copper	1.40
8	Dielectric 3	FR-4, high T <sub>G</sub>	18.50
9	Bottom layer	Copper	1.40
10	Bottom solder	Solder resist	0.40




図 7-5. Top Composite View




図 7-6. Top Layer Routing




図 7-7. Mid Layer 1 Routing




図 7-8. Mid Layer 2 Routing





図 7-9. Bottom Layer Routing

☒ 7-10 shows the thermal gradient on the PCB that results when using a 1W power dissipation through the pass transistor with a 25°C ambient temperature.



☒ 7-10. PCB Thermal Gradient

For additional information on the PCB, see the [TPS7A53EVM-031 Evaluation Module user guide](#).

## 7.2 Typical Application

This section discusses the implementation of the TPS7A53B using an adjustable feedback network to regulate a 3A load requiring good PSRR at high frequency with low noise at an output voltage of 0.9V. [Figure 7-11](#) provides a schematic for this typical application circuit.




Figure 7-11. Typical Application for a 0.9V Rail

### 7.2.1 Design Requirements

For this design example, use the parameters listed in [Table 7-4](#) as the input parameters.

Table 7-4. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	1.2V, ±3%, provided by the dc/dc converter switching at 500kHz
Bias voltage	5V, ±5%
Output voltage	0.9V, ±1%
Output current	3.0A (maximum), 100mA (minimum)
RMS noise, 10Hz to 100kHz	< 10μV <sub>RMS</sub>
PSRR at 500kHz	> 40dB
Start-up time	< 25ms

### 7.2.2 Detailed Design Procedure

At 3.0A and given a  $V_{BIAS}$  of 5.0V, the TPS7A53B has a 110mV maximum dropout over temperature. Thus, a 300mV headroom is sufficient for operation over both input and output voltage accuracy. At full load and high temperature on some devices, the TPS7A53B can enter dropout if both the input and output supply are beyond the edges of the respective accuracy specification.

For a 0.9V output, use external adjustable resistors. See the resistor values listed in [Table 7-2](#) for choosing resistors for a 0.9V output.



Input and output capacitors are selected in accordance with the [Recommended Capacitor Types](#) section. Ceramic capacitances of 47μF for the input and one 47μF capacitor in parallel with two 10μF capacitors for the output are selected.

To satisfy the required start-up time and still maintain low noise performance, a 100nF  $C_{NR/SS}$  is selected. [Equation 9](#) calculates this value.

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS} \quad (9)$$

At the 3.0A maximum load, the internal power dissipation is 0.9W and corresponds to a 61.8°C junction temperature rise for the RPS package on a standard JEDEC board. With a 55°C maximum ambient temperature, the junction temperature is at 116.8°C. To further minimize noise, a feed-forward capacitance ( $C_{FF}$ ) of 10nF is selected.

### 7.2.3 Application Curves



## 7.3 Power Supply Recommendations

The TPS7A53B is designed to operate from an input voltage supply range between 1.1V and 6.5V. If the input supply is less than 1.4V, then a bias rail of at least 3.0V must be used. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, use additional input capacitors with low ESR to help improve output noise performance.

## 7.4 Layout

### 7.4.1 Layout Guidelines


#### 7.4.1.1 Board Layout

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. To avoid negative system performance, do not use vias and long traces to the input and output capacitors. The grounding and layout scheme illustrated in [Figure 7-14](#) minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

To improve performance, use a ground reference plane, either embedded in the PCB or placed on the bottom side of the PCB opposite the components. This reference plane provides accuracy of the output voltage, shields noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.



### 7.4.2 Layout Example



○ Vias used for application purposes.

7-14. Example Layout

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Device Nomenclature

表 8-1. Ordering Information<sup>(1)</sup>

PRODUCT	DESCRIPTION
TPS7A5301BYYYYZ	YYY is the package designator. Z is the package quantity.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the device product folder at [www.ti.com](http://www.ti.com).

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TPS3702 High-Accuracy, Overvoltage and Undervoltage Monitor data sheet](#)
- Texas Instruments, [TPS7A53EVM-031 Evaluation Module user guide](#)
- Texas Instruments, [Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application note](#)
- Texas Instruments, [Scalable, High-Current, Low-Noise Parallel LDO Reference Design design guide](#)

### 8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.7 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

**Changes from Revision \* (August 2023) to Revision A (January 2024)****Page**

- ドキュメントのステータスを「事前情報」から「量産データ」に変更.....1

**10 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A5301BRPSR	ACTIVE	VQFN-HR	RPS	12	3000	RoHS & Green	MATTE SN	Level-2-260C-1 YEAR	-40 to 125	39BH	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A5301BRPSR	VQFN-HR	RPS	12	3000	180.0	12.4	2.45	2.75	1.2	4.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A5301BRPSR	VQFN-HR	RPS	12	3000	210.0	185.0	35.0




4224847/A 03/2019


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.





LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 25X



SOLDER MASK DETAILS

4224847/A 03/2019

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated