

TPS81256 3W、高効率、MicroSiP™パッケージの昇圧コンバータ


1 特長

- 4MHz動作時に91%の効率
- 2.5V~5.5Vの広い V_{IN} 範囲
- $V_{OUT} = 5.0V$ 、 $V_{IN} \geq 3.3V$ で $I_{OUT} \geq 550mA$
- 固定出力電圧: 5.0V
- 合計DC電圧精度: $\pm 2\%$
- 消費電流: 43 μA
- クラス最高のラインおよび負荷過渡
- $V_{IN} \geq V_{OUT}$ の動作をサポート
- 低リップルの軽負荷PFMモード
- シャットダウン時に負荷を完全に切断
- サーマル・シャットダウンおよび過負荷保護機能
- 1mm未満の薄型のソリューション
- 合計ソリューション・サイズ < 9mm²
- 9ピンのMicroSiPパッケージ


2 アプリケーション

- 携帯電話、スマートフォン、タブレットPC
- モノラルおよびステレオAPAアプリケーション
- USB-OTG、HDMIアプリケーション
- USB充電ポート(5V)

標準アプリケーション



効率と負荷電流との関係



3 概要

TPS81256デバイスは完全なMicroSiP DC/DC昇圧電源ソリューションで、バッテリー駆動の携帯アプリケーションを対象としています。スイッチング・レギュレータ、インダクタ、入出力コンデンサがパッケージに内蔵されています。小さな出力コンデンサを追加するだけで、設計が完了します。

TPS81256は、バッテリー駆動の携帯アプリケーション用に最適化された、高周波数の同期整流昇圧DC/DCコンバータを基礎としています。

このDC/DCコンバータはレギュレートされた4MHzのスイッチング周波数で動作し、負荷電流が小さいときはパワーセービング・モードの動作に移行して、負荷電流の全範囲にわたって高効率を維持します。

PFMモードでは、軽負荷動作時の静止電流が43 μA (標準値)に低下し、バッテリー駆動時間が延長されます。

TPS81256は低消費電力のアプリケーションを意図しており、リチウムイオン・バッテリーの電圧範囲の全体にわたって3Wを超える出力電力を供給できます。シャットダウン・モードでの入力電流は1 μA 未満(標準値)なので、バッテリー駆動時間を最大化できます。

TPS81256は外付け部品数が最小限なので、9mm²未満の非常に小型のソリューションを実現できます。このソリューションは小型(2.6mm×2.9mm)、薄型(1.0mm)のBGAパッケージに封入されており、標準的な表面実装機器による自動組み立てに適しています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPS81256	μ SIP (9)	2.925mm×2.575mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

目次

1	特長	1	9	Application and Implementation	12
2	アプリケーション	1	9.1	Application Information	12
3	概要	1	9.2	Typical Application	12
4	改訂履歴	2	9.3	System Examples	15
5	Device Options	3	10	Power Supply Recommendations	17
6	Pin Configuration and Functions	3	11	Layout	17
7	Specifications	4	11.1	Layout Guidelines	17
7.1	Absolute Maximum Ratings	4	11.2	Layout Example	17
7.2	ESD Ratings	4	11.3	Surface Mount Information	18
7.3	Recommended Operating Conditions	4	11.4	Thermal and Reliability Information	18
7.4	Thermal Information	5	12	デバイスおよびドキュメントのサポート	20
7.5	Electrical Characteristics	5	12.1	デバイス・サポート	20
7.6	Typical Characteristics	6	12.2	コミュニティ・リソース	20
8	Detailed Description	9	12.3	商標	20
8.1	Overview	9	12.4	静電気放電に関する注意事項	20
8.2	Functional Block Diagram	9	12.5	Glossary	20
8.3	Feature Description	9	13	メカニカル、パッケージ、および注文情報	21
8.4	Device Functional Modes	11			

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision C (February 2016) から Revision D に変更	Page
• パッケージの図面を更新	22

Revision B (February 2015) から Revision C に変更	Page
• メカニカル・データ図面と一致するよう、DとEの寸法を入れ替え、説明で「8バンプ」を「9バンプ」に変更	21
• 追加「コミュニティ・リソース」セクション	21


Revision A (August 2013) から Revision B に変更	Page
• 「製品情報」表、「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「システム例」セクション、「電源に関する推奨事項」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• Changed the pinout drawing to match the device orientation shown on the MECHANICAL DATA drawing.	3
• 変更 SIPパッケージの「上面図」画像の方向を、「YML LSB」のピンA1の記号と正しく一致するよう修正	21

2012年6月発行のものから更新	Page
• Added animated performance characteristics table	6
• Deleted MLCC capacitor B1 life documentation	19

5 Device Options

PART NUMBER	OUTPUT VOLTAGE	PACKAGE MARKING CHIP CODE
TPS81256	5.0V	TT

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	B2	I	This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin high enables the device. This pin must not be left floating and must be terminated.
GND	A1, A2, B1		Ground pin.
VIN	C1, C2	I	Power supply input.
VOUT	A3, B3, C3	O	Boost converter output.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Input voltage	Voltage at VIN ⁽²⁾ , VOUT ⁽²⁾ , EN ⁽²⁾	-0.3	6	V
Input current	Continuous average current into VIN ⁽³⁾		1.05	A
	Pulsed current into VIN ⁽⁴⁾		1.3	A
Power dissipation		Internally limited		
Operating temperature, T _A ⁽³⁾⁽⁴⁾⁽⁵⁾		-40	85	°C
Operating virtual junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-55	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.
- (3) Limit the junction and the (top side) inductor case temperature to 110°C, limit the (top side) capacitor case temperature to 85°C for 2000h operation at maximum output power. Contact TI for more details on lifetime estimation.
- (4) Limit the (top side) inductor case temperature to 140°C and the (top side) capacitor temperature to 115°C for 100h operation. Contact TI for more details on lifetime estimation.
- (5) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A(max)}) is dependent on the maximum operating junction temperature (T_{J(max)}), the maximum power dissipation of the device in the application (P_{D(max)}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} - (θ_{JA} × P_{D(max)}). To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 125°C, a maximum inductor case temperature of 125°C and a maximum capacitor case temperature of 85°C.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	
		Machine Model - (MM)	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _I	Input voltage range	2.5		5.5	V
R _L	Minimum resistive load for start-up (V _I ≤ 4.8V)	65			Ω
C _{EXT}	Output capacitance	2		30	μF
T _A	Ambient temperature	-40		85	°C
T _J	Operating junction temperature	-40		125	°C
T _{CASE_IND}	Operating inductor case temperature			125	°C
T _{CASE_CAP}	Operating capacitor case temperature			85	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS81256		UNIT
		μSIP (SIP) – 9 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	62		°C/W
ψ _{JB}	Junction-to-board characterization parameter	31		
ψ _{JT}	Junction-to-case (top) thermal resistance	–		

(1) Thermal data have been simulated with high-K board (per JEDEC standard).

7.5 Electrical Characteristics

Minimum and maximum values are at V_{IN} = 2.5V to 5.5V, V_{OUT} = 5.0V (or V_{IN}, whichever is higher), EN = 1.8V, T_A = –40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 5.0V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I _Q	Operating quiescent current into V _{IN} ⁽¹⁾	I _{OUT} = 0mA, V _{OUT} = 5.0V, V _{IN} = 3.6V EN = V _{IN}		30	50	μA
	Operating quiescent current into V _{OUT} ⁽¹⁾	Device not switching		7	20	μA
I _{SD}	Shutdown current ⁽¹⁾	EN = GND		0.85	5.0	μA
V _{UVLO}	Under-voltage lockout threshold	Falling		2.0	2.1	V
		Hysteresis		0.1		V
ENABLE						
V _{IL}	Low-level input voltage				0.4	V
V _{IH}	High-level input voltage		1.0			V
I _{lkg}	Input leakage current	Input connected to GND or V _{IN}			0.5	μA
OUTPUT						
V _{OUT}	Regulated DC output voltage	2.5V ≤ V _{IN} ≤ 4.85V, I _{OUT} = 0mA PWM operation. Open Loop	4.92	5	5.08	V
		3.3V ≤ V _{IN} ≤ 4.85V, 0mA ≤ I _{OUT} ≤ 550mA PFM/PWM operation	4.85	5	5.2	V
		2.9V ≤ V _{IN} ≤ 4.85V, 0mA ≤ I _{OUT} ≤ 450mA PFM/PWM operation	4.85	5	5.2	V
ΔV _{OUT}	Power-save mode output ripple voltage	PFM operation, I _{OUT} = 1mA		35		mVpk
	PWM mode output ripple voltage	PWM operation, I _{OUT} = 200mA		8		mVpk
POWER SWITCH						
r _{DS(on)}	Input-to-output On-resistance	V _I = 5.25 V. Device not switching		320		mΩ
I _{lkg}	Reverse leakage current into V _{OUT} ⁽¹⁾	EN = GND			5	μA
I _{LIM}	Average input current limit	EN = V _{IN} , V _{IN} = 3.3V		1180		mA
	Overtemperature protection			140		°C
	Overtemperature hysteresis			20		°C
OSCILLATOR						
f _{OSC}	Oscillator frequency	V _{IN} = 3.6V, V _{OUT} = 5.0V, I _{OUT} = 500mA		4		MHz
TIMING						
Start-up time		I _{OUT} = 0mA Time from active EN to start switching		70		μs
		I _{OUT} = 0mA Time from active EN to V _{OUT}		400		μs

(1) Maximum values can vary over lifetime due to intrinsic capacitor ageing effects. For more details, refer to [Thermal and Reliability Information](#) section.



7.6 Typical Characteristics

Table 1. Table of Graphs

			FIGURE
η	Efficiency	vs Output current	Figure 1, Figure 3
		vs Input voltage	Figure 2
V_O	DC output voltage	vs Output current	Figure 4, Figure 5, Figure 6
		vs Input voltage	Figure 7
I_O	Maximum output current	vs Input voltage	Figure 8
ΔV_O	Peak-to-peak output ripple voltage	vs Output current	Figure 8
I_{CC}	Supply current	vs Input voltage	Figure 10
I_{LIM}	Input current	vs Output current	Figure 11

Table 2. Table of Animated Performance Characteristics

		VIDEO
AC Load Response	vs. Input Voltage	Video 1
Load Transient Response (10mA to 400mA)	vs. Input Voltage	Video 2
Load Transient Response (to 400mA)	vs. Base Load Current ($2.9V_{IN}$)	Video 3
	vs. Base Load Current ($3.6V_{IN}$)	Video 4
	vs. Base Load Current ($4.2V_{IN}$)	Video 5
Start-Up Response	vs. Delay to Load Current ($2.9V_{IN}$)	Video 6
	vs. Delay to Load Current ($3.6V_{IN}$)	Video 7
	vs. Delay to Load Current ($4.2V_{IN}$)	Video 8
Start-Up Response (200mA I_{OUT})	vs. Input Voltage	Video 9
Overload Response	vs. Input Voltage	Video 10






Figure 3. Efficiency vs Output Current




Figure 4. DC Output Voltage vs Output Current




Figure 5. DC Output Voltage vs Output Current




Figure 6. DC Output Voltage vs Output Current




Figure 7. DC Output Voltage vs Input Voltage




Figure 8. Maximum Output Current vs Input Voltage




Figure 9. Peak-To-Peak Output Ripple Voltage vs Output Current




Figure 10. Supply Current vs Input Voltage





Figure 11. Input Current vs Output Current

8 Detailed Description

8.1 Overview

The TPS81256 is a stand-alone, synchronous, step-up converter module. The converter operates at a quasi-constant 4-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS81256 converter operates in power-save mode with pulse frequency modulation (PFM).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operation

During PWM operation, the converter uses a novel quasi-constant on-time valley current mode control scheme to achieve excellent line/load regulation and allows the use of a small ceramic inductor and capacitors. Based on the V_{IN}/V_{OUT} ratio, a simple circuit predicts the required on-time.

At the beginning of the switching cycle, the low-side N-MOS switch is turned-on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the on-timer has expired, the rectifier is turned-on and the inductor current decays to a preset valley current threshold. Finally, the switching cycle repeats by setting the on timer again and activating the low-side N-MOS switch.

Feature Description (continued)

In general, a dc/dc step-up converter can only operate in "true" boost mode, i.e. the output "boosted" by a certain amount above the input voltage. The TPS81256 device operates differently as it can smoothly transition in and out of zero duty cycle operation. Therefore the output can be kept as close as possible to its regulation limits even though the converter is subject to an input voltage that tends to be excessive. In this operation mode, the output current capability of the regulator is limited to ca. 150mA. Refer to the typical characteristics section (DC Output Voltage vs. Input Voltage) for further details.

The current mode architecture with adaptive slope compensation provides excellent transient load response while requiring only one external tiny capacitor for output filtering and loop stability purposes. Internal soft-start and loop compensation simplifies the application design process.

8.3.2 Power-Save Mode

The TPS81256 integrates a power-save mode to improve efficiency at light load. In power-save mode the converter only operates when the output voltage trips below a set threshold voltage.

It ramps up the output voltage with several pulses and goes into power save mode when the output voltage exceeds the set threshold voltage.

PFM mode is exited and the PWM mode entered in case the output current can no longer be supported in PFM mode.




Figure 12. Power-Save Example

8.3.3 Current Limit Operation, Maximum Output Current

The TPS81256 directly and accurately controls the average input current through intelligent adjustment of the valley current limit. The current limit circuit employs a valley current sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current ($I_{OUT(CL)}$), before entering current limit (CL) operation, can be defined by Equation 1.

$$I_{OUT(DC)} = I_{IN(CL)} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \eta \quad (1)$$

The output current, $I_{OUT(DC)}$, is the average of the rectifier ripple current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off-time is increased to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). When the current limit is reached the output voltage decreases during further load increase.

8.4 Device Functional Modes

8.4.1 Softstart, Enable

The TPS81256 device starts operation when EN is set high and starts up with the soft-start sequence. For proper operation, the EN pin must be terminated and must not be left floating.

The TPS81256 device has an internal softstart circuit that limits the inrush current during start-up. The first step in the start-up cycle is the pre-charge phase. During pre-charge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited (approx. 200mA) during this phase. This mechanism is used to limit the output current under short-circuit condition.

Once the output capacitor has been biased to the input voltage, the converter starts switching. The soft-start system progressively increases the on-time as a function of the input-to-output voltage ratio. As soon as the output voltage is reached, the regulation loop takes control and full current operation is permitted.

Pulling the EN pin low forces the device in shutdown, with a shutdown current of typically 1 μ A. In this mode, true load disconnect between the battery and load prevents current flow from V_{IN} to V_{OUT} , as well as reverse flow from V_{OUT} to V_{IN} .

8.4.2 Load Disconnect and Reverse Current Protection

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS81256 is that this converter is disconnecting the output from the input of the power supply when it is disabled (so called true shutdown mode). In case of a connected battery it prevents it from being discharge during shutdown of the converter.

8.4.3 Undervoltage Lockout

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling V_{IN} trips the under-voltage lockout threshold V_{UVLO} which is typically 2.0V. The device starts operation once the rising V_{IN} trips V_{UVLO} threshold plus its hysteresis of 100 mV at typically 2.1V.

8.4.4 Thermal Regulation

The TPS81256 device contains a thermal regulation loop that monitors the die temperature during the pre-charge phase. If the die temperature rises to high values of about 110°C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10°C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

8.4.5 Thermal Shutdown

As soon as the junction temperature, T_J , exceeds 140°C (typically) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS81256 device is a complete MicroSiP™ DC/DC step-up power solution intended for battery-powered portable applications.

9.2 Typical Application




Figure 13. 5-V Power Supply

9.2.1 Design Requirements

The following design guidelines provide a component selection process for the typical application circuit shown to operate the device within the [Recommended Operating Conditions](#).

9.2.2 Detailed Design Procedure

9.2.2.1 Output Capacitor Selection C_{EXT}

Because of the pulsating output current nature of the boost converter, a low ESR output capacitor is required to maintain control loop stability, to enhance the converter's transient response and to reduce the output voltage ripple. For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. The minimum capacitance is 2 μ F.

To get an estimate of the steady ripple due to charging and discharging the output capacitance, [Equation 2](#) can be used.

$$\Delta V = \frac{I_{OUT} \cdot (V_{OUT} - V_{IN})}{C \cdot V_{OUT} \cdot f} \quad (2)$$

Where f is the switching frequency which is 4MHz (typically.) and C is the effective output capacitance. Notice the TPS81256 device already incorporates ca. 1.2 μ F effective output capacitance.

In practice, the total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using [Equation 3](#):

$$V_{ESR} = I_{OUT} \cdot R_{ESR} \quad (3)$$

Typical Application (continued)

An MLCC capacitor with twice the value of the calculated minimum should be used due to DC bias effects. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. There are no additional requirements regarding minimum ESR. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients but the total output capacitance value should not exceed ca. 30 μ F.

DC bias effect: high cap. ceramic capacitors exhibit DC bias effects, which have a strong influence on the device's effective capacitance. Therefore the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and its effective capacitance. For instance, a 4.7 μ F X5R 16V 0603 MLCC capacitor would typically show an effective capacitance of less than 2.5 μ F (under 5V bias condition, high temperature and ageing effects).

Because the damping factor in the output path is directly related to several resistive parameters (e.g. inductor DCR, power-stage $r_{DS(on)}$, PWB DC resistance, load switches $r_{DS(on)}$...) that are temperature dependant, the converter small and large signal behavior must be checked over the input voltage range, load current range and temperature range.

The easiest sanity test is to evaluate, directly at the converter's output, the following aspects:

- PFM/PWM efficiency
- PFM/PWM and PWM load transient response

During the recovery time from a load transient, the output voltage can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

Table 3. Recommended Capacitor C_{EXT}

REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER ⁽¹⁾
C_{EXT}	4.7 μ F, 16V, 0603, X5R ceramic	GRM188R61C475KAAJ, muRata

(1) See [Third-Party Products Disclaimer](#)

9.2.2.2 Input Capacitor Selection

In a dc/dc boost converter, since the input current is continuous, only minimum input capacitance is required. The TPS81256 device integrates a low ESR decoupling capacitor to prevent large voltage transients that can cause misbehavior of the device or interference in other circuits in the system.

For most applications, the input capacitor that is integrated into the TPS81256 should be sufficient. If the application exhibits a noisy or erratic switching frequency, experiment with additional input capacitance to find a remedy. Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Additional input capacitors should be located as close as possible to the device.

The TPS81256 uses a tiny ceramic input capacitor. When a ceramic capacitor is combined with trace or cable inductance, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the part. In this circumstance, additional "bulk" capacitance, such as electrolytic or tantalum, should be placed between the input of the converter and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C_I .

9.2.3 Application Curves




Figure 14. Start-Up




Figure 15. Overload Recovery Response




Figure 16. AC Load Transient




Figure 17. Load Transient Response In PFM/PWM Operation




Figure 18. Load Transient Response In PFM/PWM Operation




Figure 19. Load Transient Response In PFM/PWM Operation





Figure 20. Combined Line/Load Transient Response

9.3 System Examples



⁽¹⁾ The capacitor is not only required to decouple the audio power amplifier, but is also required to stable operation of the SMPS converter. The SMPS converter should be located in the close vicinity of the audio power amplifier.

Figure 21. "Boosted" Audio Power Supply

System Examples (continued)




Figure 22. Battery Powered USB-DCP Power Supply

10 Power Supply Recommendations

The TPS81256 has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TPS81256

11 Layout

11.1 Layout Guidelines

In making the pad size for the μ SiP LGA balls, it is recommended that the layout use non-solder-mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 23 shows the appropriate diameters for a MicroSiP layout.

11.2 Layout Example




Figure 23. Recommended Land Pattern Image and Dimensions

SOLDER PAD DEFINITIONS ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	COPPER PAD	SOLDER MASK ⁽⁵⁾ OPENING	COPPER THICKNESS	STENCIL ⁽⁶⁾ OPENING	STENCIL THICKNESS
Non-solder-mask defined (NSMD)	0.30mm	0.360mm	1oz max (0.032mm)	0.34mm diameter	0.1mm thick

- (1) Circuit traces from non-solder-mask defined PWB lands should be 75 μ m to 100 μ m wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and affect reliability.
- (2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
- (3) Recommend solder paste is Type 3 or Type 4.
- (4) For a PWB using a Ni/Au surface finish, the gold thickness should be less than 0.5mm to avoid a reduction in thermal fatigue performance.
- (5) Solder mask thickness should be less than 20 μ m on top of the copper circuit pattern.
- (6) For best solder stencil performance use laser cut stencils with electro polishing. Chemically etched stencils give inferior solder paste volume control.

11.3 Surface Mount Information

The TPS81256 MicroSiP DC/DC converter uses an open frame construction that is designed for a fully automated assembly process and that features a large surface area for pick and place operations. See the "Pick Area" in the package drawings.

Package height and weight have been kept to a minimum thereby to allow the MicroSiP device to be handled similarly to a 0805 component.

See JEDEC/IPC standard J-STD-20b for reflow recommendations.

11.4 Thermal and Reliability Information

The TPS81256 output current may need to be de-rated if it is required to operate in a high ambient temperature or deliver a large amount of continuous power. The amount of current de-rating is dependent upon the input voltage, output power and environmental thermal conditions. Care should especially be taken in applications where the localized PWB temperature exceeds 65°C.

The TPS81256 die and inductor temperature should be kept lower than the maximum rating of 125°C, so care should be taken in the circuit layout to ensure good heat sinking. Sufficient cooling should be provided to ensure reliable operation.

To estimate the junction temperature, approximate the power dissipation within the TPS81256 by applying the typical efficiency stated in this datasheet to the desired output power; or, by taking a power measurement if you have an actual TPS81256 device or a TPS81256EVM evaluation module. Then calculate the internal temperature rise of the TPS81256 above the surface of the printed circuit board by multiplying the TPS81256 power dissipation by the thermal resistance.

The thermal resistance numbers listed in the Thermal Information table are based on modeling the MicroSiP package mounted on a high-K test board specified per JEDEC standard. For increased accuracy and fidelity to the actual application, it is recommended to run a thermal image analysis of the actual system. [Figure 24](#) and [Figure 25](#) are thermal images of TI's evaluation board with readings of the temperatures at specific locations on the device.




Figure 24. $V_{IN}=3.6v$, $V_{OUT}=5v$, $I_{OUT}=300ma$
150mw Power Dissipation At Room Temperature




Figure 25. $V_{IN}=3.6v$, $V_{OUT}=5v$, $I_{OUT}=600ma$
600mw Power Dissipation At Room Temperature

The TPS81256 is equipped with a thermal shutdown that will inhibit power switching at high junction temperatures. The activation threshold of this function, however, is above 125°C to avoid interfering with normal operation. Thus, it follows that prolonged or repetitive operation under a condition in which the thermal shutdown activates necessarily means that the components internal to the MicroSiP™ package are subjected to high temperatures for prolonged or repetitive intervals, which may damage or impair the reliability of the device.

MLCC capacitor reliability/lifetime is dependant on temperature and applied voltage conditions. At higher temperatures, MLCC capacitors are subject to stronger stress. On the basis of frequently evaluated failure rates determined at standardized test conditions, the reliability of all MLCC capacitors can be calculated for their actual operating temperature and voltage.

Thermal and Reliability Information (continued)




Figure 26. Capacitor Lifetime vs Capacitor Case Temperature

Failures caused by systematic degradation can be described by the Arrhenius model. The most critical parameter (IR) is the Insulation Resistance (i.e. leakage current). The drop of IR below a lower limit (e.g. 1 MΩ) is used as the failure criterion, see [Figure 26](#). It should be noted that the wear-out mechanisms occurring in the MLCC capacitors are not reversible but cumulative over time.

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.3 商標

MicroSiP, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.


13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

MicroSiP DC/DCモジュールのパッケージ・サイズ

TPS81256デバイスは、9パンプのボール・グリッド・アレイ(BGA)パッケージで供給されます。パッケージの寸法は次のとおりです。

- $D = 2.925 \pm 0.05\text{mm}$
- $E = 2.575 \pm 0.05\text{mm}$



コード

- CC - パッケージのマーキングのチップ・コード(詳細は「パッケージ・オプション」の付録を参照)
- YML - Y: 年、M: 月、L: ロットのトレース・コード
- LSB - L: ロットのトレース・コード、S: サイトのコード、B: ボード・ロケータ

図 27. μ SiP 9ピンの寸法とマーキング




PACKAGE OUTLINE

SIP0009A

MicroSiP™ - 1 mm max height

MICRO SYSTEM IN PACKAGE



MicroSiP is a trademark of Texas Instruments.

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. For pick and place nozzle recommendation, see product datasheet.
4. Location, size and quantity of each component are for reference only and may vary.

EXAMPLE BOARD LAYOUT

SIP0009A

MicroSiP™ - 1 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)


5. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).

EXAMPLE STENCIL DESIGN

SIP0009A

MicroSiP™ - 1 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS81256SIPR	ACTIVE	uSiP	SIP	9	3000	RoHS & Green	OSP	Level-2-260C-1 YEAR	-40 to 125	TT	Samples
TPS81256SIPT	ACTIVE	uSiP	SIP	9	250	RoHS & Green	OSP	Level-2-260C-1 YEAR	-40 to 125	TT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS81256SIPR	uSiP	SIP	9	3000	178.0	9.0	2.83	3.18	1.2	4.0	8.0	Q2
TPS81256SIPT	uSiP	SIP	9	250	178.0	9.0	2.83	3.18	1.2	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS81256SIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS81256SIPT	uSiP	SIP	9	250	223.0	194.0	35.0

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated