

# TPS9260x-Q1 シングル/デュアルチャネル車載ヘッドライトLEDドライバ

## 1 特長

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み：
  - デバイス温度グレード 1: -40°C ~ 125°C 周囲動作温度
  - デバイスHBM ESD分類レベル2
  - デバイスCDM ESD分類レベルC4B
- 入力電圧: 4V ~ 40V (絶対最大定格45V)
- 出力電圧: 4V ~ 75V (絶対最大定格80V)
- スロープ補償を内蔵した固定周波数電流モード・コントローラ
- 各チャネルに2つの制御ループ: 定電流出力と定電圧出力
- ハイサイド電流検出
  - 150mVまたは300mVの検出電圧(EEPROMオプション)
  - $\pm 6\text{mV}$ のオフセット(約4%または2%のLED電流精度を達成)
- 出力電圧検出、内部基準電圧:  $2.2\text{V} \pm 5\%$
- ローサイドNMOS-FETドライバ内蔵: ピーク・ゲート駆動電流0.7A (標準値)
- 周波数同期
- PWM調光とアナログ調光
- 診断機能
  - ハイサイド電流(LED電流)をアナログ出力として利用可能
  - 開放LEDおよびGNDへの短絡の検出
  - 短絡出力保護
- 低電圧/過電圧誤動作防止機能を内蔵

## 2 アプリケーション

- 車載ヘッドライトLEDドライバ
- 高輝度LEDアプリケーション

## 3 概要

TPS9260x-Q1ファミリはシングルチャネル/デュアルチャネルのハイサイド電流LEDドライバです。完全な保護/診断機能を備えており、車載前方照明専用設計され、この用途に最適です。独立した各ドライバのベースは、ピーク電流モード昇圧コントローラです。各コントローラには、ハイサイド電流検出シャントによる電流帰還ループと外付け分圧抵抗回路による電圧帰還ループという2つの独立した帰還ループがあり、定出力電圧または定出力電流を供給します。接続した負荷により、定出力電流(回路が電圧設定値より前に電流設定値に達した場合)と定出力電圧(開放負荷状態などで回路が最初に電圧設定値に達した場合)のどちらかを制御するかが決まります。

各コントローラは昇圧、バッテリー昇圧、SEPIC、フライバックなどの一般的なトポロジに対応しています。

ハイサイドPMOS FETドライバの用途は、LEDストリングのPWM調光と、GNDへの外部短絡時に回路を保護するための遮断です。を削除。


### 製品情報(1)

型番	検出電圧範囲	チャネル
TPS92601-Q1、TPS92601B-Q1	15mV ~ 150mV	1
TPS92601A-Q1(2)	30mV ~ 300mV	1
TPS92602-Q1、TPS92602B-Q1	15mV ~ 150mV	2
TPS92602A-Q1(2)	30mV ~ 300mV	2

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

(2) 製品は開発中です。

### 代表的な回路図



## 目次

1	特長	1	7.3	Feature Description	11
2	アプリケーション	1	7.4	Device Functional Modes	16
3	概要	1	8	<b>Application and Implementation</b>	18
4	改訂履歴	2	8.1	Application Information	18
5	<b>Pin Configuration and Functions</b>	3	8.2	Typical Applications	18
6	<b>Specifications</b>	4	9	<b>Power Supply Recommendations</b>	34
6.1	Absolute Maximum Ratings	4	10	<b>Layout</b>	34
6.2	ESD Ratings	4	10.1	Layout Guidelines	34
6.3	Recommended Operating Conditions	5	10.2	Layout Example	35
6.4	Thermal Information	5	11	デバイスおよびドキュメントのサポート	36
6.5	Electrical Characteristics	5	11.1	関連リンク	36
6.6	Typical Characteristics	8	11.2	商標	36
7	<b>Detailed Description</b>	10	11.3	静電気放電に関する注意事項	36
7.1	Overview	10	11.4	Glossary	36
7.2	Functional Block Diagram	10	12	メカニカル、パッケージ、および注文情報	36

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision D (January 2015) から Revision E に変更 Page

•	製品情報の表を変更	1
•	Changed the pinout diagrams	3
•	Changed VCC to $V_{CC}$ throughout the data sheet.	4

### Revision C (September 2014) から Revision D に変更 Page

•	TPS92601-Q1の製品ステータスを製品プレビューから量産データに変更	1
•	データシート全体にデュアルチャネルに加えてシングルチャネルのテキストを追加	1
•	Changed the <i>Handling Ratings</i> table to <i>ESD Ratings</i> and moved the storage temperature to the <i>Absolute Maximum Ratings</i> table	4
•	Updated the units of the Q(GS) equation (Equation 37)	24
•	Updated the units of the Q(GS) equation (Equation 71) and the resulting values	31
•	Updated the $r_{DS(on)}$ values as a result of Equation 72	31

### Revision B (August 2014) から Revision C に変更 Page

•	Changed the package type for the TPS92601-Q1 and TPS92601A-Q1	3
---	---	---

### Revision A (April 2014) から Revision B に変更 Page


•	製品比較表に列を追加	1
•	製品情報の表を変更	1
•	Changed pinout diagram and combined Pin Function tables	3

### 2014年3月発行のものから更新 Page

•	Added all new content following the first page	3
---	--	---


## 5 Pin Configuration and Functions

**TPS92602x-Q1 PWP PowerPAD™ Package**  
28-Pin HTSSOP With Exposed Thermal Pad  
Top View



NC – No internal connection

**TPS92601x-Q1 PWP PowerPAD Package**  
20-Pin HTSSOP Package With Exposed Thermal Pad  
Top View



NC – No internal connection

### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	TPS92601-Q1 TPS92601A-Q1 TPS92601B-Q1 20 PINS	TPS92602-Q1 TPS92602A-Q1 TPS92602B-Q1 28 PINS		
COMP1	2	2	O	Compensation network (channel 1)
COMP2	—	12	O	Compensation network (channel 2)
DIAG1	5	5	O	Diagnostic pin (open, short, LED current) (channel 1)
DIAG2	—	13	O	Diagnostic pin (open, short, LED current) (channel 2)
GDRV1	14	22	O	Gate driver NMOS-FET (channel 1)
GDRV2	—	20	O	Gate driver NMOS-FET (channel 2)
GND	6	6	—	Ground
ICTRL1	1	1	I	LED current-control pin, analog dimming (channel 1)
ICTRL2	—	11	I	LED current control pin, analog dimming (channel 2)
ISN1	18	26	I	Current-sense input – negative (channel 1)
ISN2	—	16	I	Current-sense input – negative (channel 2)
ISNS1	15	23	I	Overcurrent sense input (channel 1)
ISNS2	—	19	I	Overcurrent sense input (channel 2)
ISP1	17	25	I	Current-sense input – positive (channel 1)
ISP2	—	17	I	Current-sense input – positive (channel 2)
NC	9	—	—	No internal connection
	10			
	11			
	12			
OVFB1	3	3	I	Voltage-feedback input (channel 1)
OVFB2	—	10	I	Voltage feedback input (channel 2)
PGND1	16	24	—	Power ground (channel 1)

**Pin Functions (continued)**

NAME	PIN		I/O	DESCRIPTION
	TPS92601-Q1 TPS92601A-Q1 TPS92601B-Q1 20 PINS	TPS92602-Q1 TPS92602A-Q1 TPS92602B-Q1 28 PINS		
PGND2	—	18	—	Power ground (channel 2)
PWMIN1	7	7	I	PWM input and channel enable or disable function (channel 1)
PWMIN2	—	9	I	PWM input and channel enable or disable function (channel 2)
PWMO1	20	28	O	PWM PMOS-FET driver output (channel 1)
PWMO2	—	14	O	PWM PMOS-FET driver output (channel 2)
RT	4	4	I	Oscillator pin and pin for external sync. frequency
V <sub>CC</sub>	13	21	O	Gate-drive supply voltage (external decoupling capacitor)
VIN	8	8	I	Supply voltage
VOUT1	19	27	I	Connect to boost output voltage (channel 1)
VOUT2	—	15	I	Connect to boost output voltage (channel 2)
Thermal pad			—	Solder to achieve appropriate power dissipation. Connect to PGND.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

over operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	VIN, PWMIN <sub>x</sub> <sup>(4)</sup>	−0.3	40	V
Output voltage	VOUT <sub>x</sub> , ISP <sub>x</sub> , ISN <sub>x</sub> , PWMO <sub>x</sub> <sup>(4)</sup>	−0.3	80	V
Differential voltage	(VOUT <sub>x</sub> − PWMO <sub>x</sub> ) <sup>(4)</sup>	−0.3	8.8	V
Grounds	PGND <sub>x</sub> <sup>(4)</sup>	−0.3	0.3	V
Other pins	GDRV <sub>x</sub> , ISNS <sub>x</sub> <sup>(4)</sup>	−0.3	8.8	V
	OVFB <sub>x</sub> <sup>(4)</sup>	−0.3	80	V
	V <sub>CC</sub>	−0.3	8.8	V
	ICTRL <sub>x</sub> , COMP <sub>x</sub> , RT, DIAG <sub>x</sub> <sup>(4)</sup>	−0.3	3.6	V
V <sub>CC</sub> current	Gate-driver supply		220	mA
Junction temperature, T <sub>J</sub>		−40	150	°C
Storage temperature, T <sub>stg</sub>		−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most-negative value is a minimum and the most-positive value is a maximum.
- (3) All voltages are with respect to ground (GND pin), unless otherwise specified.
- (4) For the TPS92602-Q1 device, x = 1 or 2. For the TPS92601-Q1 device, x is blank.

### 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
		Charged-device model (CDM), per AEC Q100-011	Other pins		±500
			Corner pins (1, 14, 15, 28 for TPS92602x-Q1; 1, 10, 11, 20 for TPS92601x-Q1)		±750

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
Supply voltage	VIN (first connection to battery, full functionality)		6	26	V
	VIN (battery voltage during cranking profile, full functionality)		4	26	V
	VIN		26	40	V
Output sense	VOUTx, ISPx, ISNx <sup>(1)</sup>		4	75	V
PWMIN	PWMINx: enable and disable functionality <sup>(1)</sup>		0	40	V
	PWMINx: PWM functionality <sup>(1)</sup>		0	7	V
Other pins	ISNSx, OVFBx <sup>(1)</sup>		0	8	V
	V <sub>CC</sub>		3	8	V
	ICTRLx, RT <sup>(1)</sup>		0	3.3	V
	Gate-driver supply current, V <sub>CC</sub> <sup>(2)</sup>			100	mA
T <sub>A</sub>	Ambient temperature range		−40	125	°C
T <sub>J</sub>	Junction temperature range		−40	150	°C

(1) For the TPS9602-Q1 device, x = 1 or 2. For the TPS9601-Q1 device, x is blank.

(2) Note available current for low-side gate drivers to drive the external BOOST FETs

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS92601-Q1 PWP (HTSSOP) 20 PINS	TPS92602-Q1 PWP (HTSSOP) 28 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	37	37.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	23.4	19.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	17.7	16.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.9	0.8	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	17.5	16.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.9	2.6	°C/W

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#) application report, [SPRA953](#).

### 6.5 Electrical Characteristics

T<sub>J</sub> = −40°C to 150°C, V<sub>VDD</sub> = 12 VDC, over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
<b>INPUT SUPPLY</b>							
V <sub>(VIN_norm)</sub>	Input voltage range	Normal mode after initial start-up, VIN rising		6	40	V	
V <sub>(VIN_crank)</sub>		Normal mode after initial start-up, VIN falling		4	40		
V <sub>(UVLO)</sub>	Undervoltage lockout	PWM1 = PWM2 = High, VIN falling, f <sub>(PWM0x)</sub> < V <sub>(VOUTx)</sub> − 2 V		3.72	4	V	
V <sub>(UVsh)</sub>	Undervoltage shutdown	PWM1 = PWM2 = High, VIN falling, quiescent current < 2 μA		2.8	3.5	V	
V <sub>(OVSH)</sub>	Overvoltage shutdown	PWM1 = PWM2 = High, VIN falling, V <sub>(PWM0x)</sub> = V <sub>(VOUTx)</sub> , V <sub>(GRDVx)</sub> = 0		40	40.7	V	
<b>SUPPLY CURRENT</b>							
I <sub>(stby)</sub>	Shutdown current	VIN = 12 V, PWMIN1 and PWMIN2 = low for > t <sub>(CH_OFF)</sub> , T <sub>A</sub> = 25°C			2	μA	
		VIN = 12 V, PWMIN1 and PWMIN2 = low for > t <sub>(CH_OFF)</sub> , T <sub>A</sub> = 125°C			3		
t <sub>(CH_OFF)</sub>	Channel OFF timer	PWMINx = low		9.5	14	18	ms
t <sub>(CH_ON)</sub>	Channel ON timer	PWMINx = high, V <sub>CC</sub> = 5.5 V			1		ms
I <sub>nom</sub>	Normal-mode current in OVP loop	VIN = 12 V, PWMINx = high			8	12	mA

**Electrical Characteristics (continued)**
 $T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{DD} = 12\text{ VDC}$ , over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>GATE DRIVER SUPPLY <math>V_{CC}</math></b>						
$V_{(VCC)}$	Output voltage	$V_{IN} > 6\text{ V}$	5.5	6.6	7.4	V
$V_{(VCC\_dr)}$	Drop-out voltage	$4\text{ V} < V_{IN} < 8\text{ V}$ , $I_{(VCC)} < 50\text{ mA}$			400	mV
$C_{(VCC)}$	$V_{CC}$ buffer capacitance		2.2	10	20	$\mu\text{F}$
$I_{(VCC)}$	Output current (only for internal usage)				80	mA
$I_{(VCC\_LIM)}$	Current limit	$V_{CC}$ shorted to ground	150		220	mA
<b>GATE DRIVER – LOW-SIDE BOOST NMOS-FET</b>						
$V_{GS(NMOS)}$	NMOS gate-source voltage	Gate-source voltage to switch on boost NMOS FET. Depends on $V_{CC}$	5.5	6.6	7.4	V
$D_{(MAX)}$	Maximum duty cycle			93.8%		
$t_{r(NMOS)}$	Gate driver rising	$V_{CC} = 6.6\text{ V}$ , no load		22		ns
$t_{f(NMOS)}$	Gate driver falling	$V_{CC} = 6\text{ V}$ , no load		8.5		ns
$r_{DS(on)(Source,Nmos)}$	Gate driver resistance, sourcing	$V_{CC} = 6.6\text{ V}$ , 100-mA load		2.5	4	$\Omega$
$r_{DS(on)(Sink,Nmos)}$	Gate driver resistance, sinking	$V_{CC} = 6.6\text{ V}$ , 100-mA load		2.5	4	$\Omega$
<b>CURRENT LIMIT – NMOS FET</b>						
$V_{(ISNSx)}$	Voltage limit threshold across sense-current resistor		83	100	115	mV
$t_{(ISNSx)}$	Leading edge blanking			200		ns
$I_{(ISNSx)}$	Current on ISNSx		40	50	65	$\mu\text{A}$
$A_{(PS)}$	VC current-mode gain ( $\Delta V_{vc} / \Delta V_{sns}$ )			4		V/V
<b>GATE DRIVER – HIGH-SIDE PWM PMOS-FET</b>						
$I_{(PWMox\_Source)}$	Peak source current	$V_{(OUT)} - V_{(PWMox)} = 6.5\text{ V}$ , $V_{(OUT)} = 40\text{ V}$		150		mA
$I_{(PWMox\_Sink)}$	Peak sink current	$V_{(OUT)} - V_{(PWMox)} = 0\text{ V}$ , $V_{(OUT)} = 40\text{ V}$		10		mA
$V_{(PWMox)}$	Output voltage		4		75	V
$V_{GS(PMOS)}$	PMOS gate-source voltage	PWMx = high, $V_{(OUT)} = 40\text{ V}$	6	6.9	8	V
$V_{GS(NMOS)}$	NMOS gate-source voltage	Sufficient gate-source voltage to switch on the NMOS FET; this depends on $V_{CC}$ .	5.5	6.6	7.4	V
$t_{r(PMOS)}$	HS gate driver rising	No load		1		$\mu\text{s}$
$t_{f(PMOS)}$	HS gate driver falling	No load		3		$\mu\text{s}$
<b>PWM DIMMING</b>						
$f_{(PwMIN)}$	Dimming frequency	See PWM dimming section	0.2	2		kHz
$V_{(thLOW)}$	Logic low	Switch off PMOS dimming FET (low below)			0.8	V
$V_{(thHIGH)}$	Logic high	Switch on PMOS dimming FET (high above)	2			V
$R_{(PwMIN\_pd)}$	Pulldown resistance at PwMINx pin		90	120	150	k $\Omega$
	PwMIN to LED turnoff time			80		ns
	PwMIN to LED turnon time			60		ns
<b>INTERNAL PLL OSCILLATOR</b>						
$f_{(OSC)}$	Oscillator range		100		600	kHz
$\Delta f_{(OSC)}$	Oscillator accuracy	RT: 20-k $\Omega$ resistor. See <a href="#">Equation 2</a> and <a href="#">Figure 3</a> for $f_{(OSC)}$ vs RT	-20%		20%	
$f_{(EXT)}$	Ext. synchronization		100		600	kHz
$t_{(CLKpw)}$	Minimum clock input pulse duration				70	ns
$V_{(RTthLO)}$	RT low voltage				0.8	V
$V_{(RTthHI)}$	RT high voltage		2			V
$t_{(RTdelay)}$	RT rising edge to GDRV1 rising edge			35		ns
$t_{(PLLlock)}$	PLL lock-in time			200		$\mu\text{s}$

**Electrical Characteristics (continued)**
 $T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{DD} = 12\text{ VDC}$ , over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>HIGH-SIDE CURRENT-SENSE ERROR AMPLIFIER VFBx &lt; 2.1 V</b>						
$V_{(SPSN\_Com)}$	Common-mode voltage ISPx, ISNx	4		74	V	
$V_{(SPSN\_Diff)}$	Full-scale sense voltage ISPx – ISNx	4 V < $V_{(SPSN\_Com)} < 75\text{ V}$ , VFBx < 2.1 V, TPS92601-Q1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1	150		mV	
		4 V < $V_{(SPSN\_Com)} < 75\text{ V}$ , VFBx < 2.1 V, TPS92601A-Q1, TPS92602A-Q1	300			
$V_{(SPSN\_AC)}$	Sense-voltage accuracy	Common-mode voltage 4 V to 75 V		6	mV	
$I_{(BIAS\_SPSN)}$	Input bias current ISPx, ISNx	4 V < $V_{(SPSN\_Com)} < 75\text{ V}$ , $V_{(SPSN\_Diff)} = 150\text{ mV}$		40	$\mu\text{A}$	
$I_{(offset\_SPSN)}$	Input offset current ISPx, ISNx	TPS92601-1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1, 4 V < $V_{(SPSN\_Com)} < 75\text{ V}$ , $V_{(SPSN\_Diff)} = 150\text{ mV}$	100	135	$\mu\text{A}$	
		TPS92601A-Q1, TPS92602A-Q1, 4 V < $V_{(SPSN\_Com)} < 75\text{ V}$ , $V_{(SPSN\_Diff)} = 300\text{ mV}$	175	200		
$g_{MC}$	Forward transconductance		1		mS	
$A_{(HSCS)}$	HS current-sense gain	TPS92601-Q1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1	5		V/V	
		TPS92601A-Q1, TPS92602A-Q1	2.5		V/V	
<b>CURRENT CONTROL ICTRL – ANALOG DIMMING FOR ALL PARAMETERS: VFBx &lt; 2.1 V</b>						
$I_{(DIM\_LIN)}$	Linear analog dimming range		10%	100%		
$K_{(DIMfactor)}$	Dimming factor, $V_{(ICTRL)} / V_{(SNSPx)}$	TPS92601-Q1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1, $T_A = 25^{\circ}\text{C}^{(1)}$	9.7	10	10.3	
		TPS92601-Q1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1, $T_A = 125^{\circ}\text{C}^{(1)}$	9.5	10	10.5	
		TPS92601A-Q1, TPS92602A-Q1, $T_A = 25^{\circ}\text{C}^{(1)}$	4.85	5	5.15	
		TPS92601A-Q1, TPS92602A-Q1, $T_A = 125^{\circ}\text{C}^{(1)}$	4.75	5	5.25	
$V_{(ICTRLx)}$	Adjustable voltage range	See Figure 12		1.5	V	
$R_{(ICTRLpd)}$	Pulldown resistance at ICTRLx pin		0.75	1	1.2	M $\Omega$
<b>ERROR AMPLIFIER - REFERENCE VOLTAGE</b>						
$V_{(VFB)}$	Voltage feedback		2.2		V	
$\Delta V_{(VFB)}$	Voltage FB accuracy		-5%	5%		
$I_{(BIAS)}$	Input bias current	VFB = 2.2 V		500	nA	
$g_{(Mv)}$	Forward transconductance		1		mS	
<b>INTERNAL SOFT-START</b>						
$t_{(softstart)}$	Soft-start time, internal soft-start	COMP 0 V to 1.5 V		3.5	ms	
<b>DIAGNOSIS – DIAGx PIN</b>						
$V_{(OPLD)}$	Open LED failure	TPS92601-Q1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1	10		mV	
		TPS92601A-Q1, TPS92602A-Q1	20			
$V_{(DIAG\_OP)}$	Low-level voltage, DIAGx pin	DIAGx pin pulled low, $I_{(DIAGx)} = 100\text{ }\mu\text{A}$		0.15	V	
$V_{(SHLED)}$	Shorted LED failure	TPS92601-Q1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1	225		mV	
		TPS92601A-Q1, TPS92602A-Q1	450			
$V_{(DIAG\_SH)}$	High-level voltage, DIAGx pin	DIAGx pin pulled high, $I_{(DIAGx)} = 100\text{ }\mu\text{A}$		3	3.47	V
$V_{(ILED1)}$	Range for tracking LED current on DIAGx pin	Voltage range on DIAGx pin ( $V_{IN} > 6\text{ V}$ )		0.2	2.85	V
$V_{(ILED2)}$				0.2	2.85	
$V_{(DIAG\_AC)}$	Offset of DIAG output buffer	At input of DIAG buffer		-12	12	mV
$K_{(DIAG\_factor)}$	Factor $V_{(DIAG)} / V_{(SPSN)}$	Within linear analog dimming range and DIAG tracking range. Exclusive offset $V_{(DIAG\_AC)}$ , TPS92601-Q1, TPS92602-Q1, TPS92601B-Q1, TPS92602B-Q1		12.5		
		Within linear analog dimming range and DIAG tracking range. Exclusive offset $V_{(DIAG\_AC)}$ , TPS92601A-Q1, TPS92602A-Q1		6.25		

(1) Within linear analog dimming range (10%–100%). Exclusive offset  $V_{(SPSN\_AC)} = 6\text{ mV}$

## Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{VDD} = 12\text{ VDC}$ , over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>COMPENSATION NETWORK – COMPx PIN</b>						
$V_{(COMPx)}$	Compensation-network output-pin voltage		0		3.3	V
<b>THERMAL SHUTDOWN</b>						
$T_{(SD)}$	Thermal shutdown			165		$^{\circ}\text{C}$
$T_{(HYS)}$	Hysteresis			20		$^{\circ}\text{C}$

## 6.6 Typical Characteristics

Load is eight LEDs per channel at 500 mA,  $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ ,  $C_{(COMP)} = 0.22\ \mu\text{F}$ , unless otherwise noted.




Figure 1. Boost Efficiency vs Input Voltage




Figure 2. Line Regulation




Figure 3. Switching Frequency vs  $R_{(RT)}$  Resistance





Figure 4.  $I_{(OUT)}$  vs PWM Dimming Duty Cycle




**Typical Characteristics (continued)**


Load is eight LEDs per channel at 500 mA,  $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ ,  $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ ,  $C_{(\text{COMP})} = 0.22 \mu\text{F}$ , unless otherwise noted.



**Figure 5. Analog Dimming: Differential Sense Voltage,  $V_{(\text{ISPx} - \text{ISNx})}$  vs  $V_{(\text{CTRLx})}$**




**Figure 6.  $V_{(\text{DIAGx})}$  vs  $V_{(\text{ISPx} - \text{ISNx})}$**



$R_{(\text{RT})} = 20 \text{ k}\Omega$


**Figure 7. Switching Frequency vs Ambient Temperature**



**Figure 8.  $V_{(\text{ISPx} - \text{ISNx})}$  vs Ambient Temperature**



**Functional Block Diagram (continued)**



Note: The SEPIC and flyback topologies require two extra diodes per channel for start-up, because the minimum common-mode voltage of the current-regulation amplifier is 4 V.

**Figure 10. Supported Topologies per Channel**

**7.3 Feature Description**

**7.3.1 Fixed-Frequency PWM Control**

Each boost controller uses an adjustable fixed-frequency peak-current-mode control. In a constant-current application, the device senses the output current across an external shunt resistor at the ISP<sub>x</sub> and ISN<sub>x</sub> pins, amplifies and level-shifts it to ground-reference, and compares it to the voltage applied on the ICTRL<sub>x</sub> pin by the primary error amplifier, which drives the COMP<sub>x</sub> pin. In a constant-voltage application, the device compares the output voltage through external resistors on the OVFB<sub>x</sub> pin to an internal 2.2-V voltage reference by a secondary error amplifier, which drives the COMP<sub>x</sub> pin. Depending on the chosen application, only one of the error amplifiers is active.

An internal oscillator initiates the turnon of the external boost-power NMOS switch. The device compares the error-amplifier output to the switch current sensed on the ISNS<sub>x</sub> pin. When the power-switch current reaches the level set by the COMP<sub>x</sub> voltage, the power NMOS switch turns off. The COMP<sub>x</sub> pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP<sub>x</sub> pin voltage to a maximum level.

**7.3.2 Slope-Compensation Output Current**

Each controller adds a compensating ramp to the switch-current signal. This slope compensation prevents sub-harmonic oscillations. The available peak inductor current remains constant over the full duty-cycle range.

## Feature Description (continued)

### 7.3.3 Boost-Current Limit

Each controller achieves peak-current-mode control using a comparator that monitors the current through the external boost FET at the ISNSx pin by comparing it with the voltage on the COMPx pin. A redundant current-limit comparator, which compares the voltage on the ISNSx pin with a typical 100-mV reference voltage, limits the current through the external boost FET. If the voltage on the ISNSx pin exceeds this typical 100-mV threshold, the on-cycle of the respective boost controller immediately terminates. The current-limit comparator has a lead-edge blanking time to avoid any unwanted triggering of the current limit during switch-on of the external boost FET. One can set the current-limit level with an external resistor, as calculated with the following equation.

$$I_{(Lim)} = \frac{100 \text{ mV}}{R_{(LIM)}} \quad (1)$$

### 7.3.4 Oscillator and PLL

The switching frequency is adjustable over a range from 100 kHz to 600 kHz by placing a resistor on the RT pin. The RT pin voltage is typically 0.5 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use [Equation 2](#) or the curve in [Figure 3](#). To reduce the solution size one would typically set the switching frequency as high as possible, but give consideration to tradeoffs of the supply efficiency, maximum input voltage, and minimum controllable on-time.

$$R_{RT} [\text{k}\Omega] = \frac{12.5 \text{ MHz} \times 1 \text{ k}\Omega}{f_{(OSC)} [\text{MHz}]} \quad (2)$$

One can also use the RT pin to synchronize the controllers to an external system clock, over a range from 100 kHz to 600 kHz. Apply a square wave to the RT pin to use this synchronization feature. The square wave must transition lower than 0.8 V and higher than 2 V on the RT pin and have an on-time greater than 70 ns and an off time greater than 70 ns. The synchronization frequency range is 100 kHz to 600 kHz. The rising edge of GDRV1 is synchronized to the falling edge of the RT pin signal.

Leaving the RT pin open or shorted to ground with no external system clock signal is present disables both boost controllers, and both PWM dimming FETs switch off. In order to recover from this global failure state, (for example, after the failure condition on the RT pin has been removed) there must be one global disable-and-enable cycle (active shutdown by pulling both PWMINx pins low for  $t > t_{(CH\_OFF)}$ , and setting one or both PWMINx pins high for  $t > t_{(CH\_ON)}$ ).

### 7.3.5 Control Loop Compensation

Modeling of the TPS9260xy-Q1 control loop is like that for any current-mode controller. Using a first-order approximation, one can model the uncompensated loop as a single pole created by the output capacitor and, in the boost and buck-boost topologies, a right half-plane zero created by the inductor, where both have a dependence on the dynamic resistance of the LED string. There is also in the model a high-frequency pole which, however, is near the switching frequency and plays no part in the compensation design process. Therefore, the loop analysis neglects this high-frequency pole. Because TI recommends ceramic capacitors for use with LED drivers due to long lifetimes and high ripple-current rating, one can also neglect the ESR of the output capacitor in the loop analysis. Finally, there is a dc gain of the uncompensated loop which depends on internal controller gains and the external sensing network. A boost regulator serves as an example case. See the [Detailed Design Procedure](#) section for compensation of all topologies.

[Equation 3](#) gives the whole-loop gain for a boost regulator.

$$T_u = T_{uo} \times \frac{\left(1 + \frac{s(j)}{\omega_{ezc}}\right) \times \left(1 - \frac{s(j)}{\omega_{ezrhp}}\right)}{\left(1 + \frac{s(j)}{\omega_{ep0}}\right)} \quad (3)$$

[Equation 4](#) approximates the output pole ( $\omega_{ep0}$ ).

## Feature Description (continued)

$$\omega_{ep0} = \frac{2}{r_{(D)} \times C_o}$$

where

- $r_{(D)}$ : LED and  $R_{(ILED\_SNS)}$  dynamic resistance
  - $C_o$ : Output capacitor
- (4)

Use [Equation 5](#) to calculate the right half-plane zero ( $\omega_{ezrhp}$ ).

$$\omega_{ezrhp} = \frac{r_{(D)} \times D'^2}{L1}$$
(5)

Use [Equation 6](#) to calculate the output capacitor and ESR zero ( $\omega_{ezc}$ ).

$$\omega_{ezc} = \frac{1}{r_{esr} \times C_o}$$
(6)

The EA transfer function with compensation capacitor and resistor of the system is described in [Equation 7](#) is shown in [Equation 7](#).

$$T_{uo} = Adc \times \frac{\left(1 + \frac{s(j)}{\omega_{ez1}}\right)}{\left(1 + \frac{s(j)}{\omega_{ep1}}\right) \times \left(1 + \frac{s(j)}{\omega_{ep2}}\right)}$$

where

$Adc$  is the error-amplifier (EA) dc gain (7)

Use [Equation 8](#) to calculate the EA output with compensation capacitor pole ( $\omega_{ep1}$ ).

$$\omega_{ep1} = \frac{1}{R_{(o)} \times C_z}$$

where

$R_{(o)}$  is the EA output impedance (8)

The EA higher frequency pole ( $\omega_{ep2}$  to filter the high-frequency noise, which is higher than whole-loop bandwidth) is shown in [Equation 9](#).

$$\omega_{ep2} = \frac{1}{R_z \times C_p}$$
(9)

The EA output ESR zero ( $\omega_{ez1}$ ) is shown in [Equation 10](#).

$$\omega_{ez1} = \frac{1}{R_z \times C_z}$$
(10)

Compensator design should give adequate phase margin (above 45°) at the crossover frequency. A simple compensator using a single capacitor at the COMP pin adds a dominant pole to the system, which ensures adequate phase margin if placed low enough. At high duty cycles, the RHP zero places extreme limits on the achievable bandwidth with this type of compensation. However, because an LED driver is essentially free of output transients (except catastrophic failures, open or short), the dominant pole approach, even with reduced bandwidth, is usually the best approach.

### 7.3.6 LED Open-Circuit Detection

An open LED in any channel interrupts the current flow of that channel. If the LED current in the sensing circuit falls below the defined threshold  $th_{OLED}$ , then the device pulls the DIAGx pin of the affected channel low (for example, for use as an interrupt to a microcontroller). The output-voltage regulation is with respect to the set point of the voltage-control loop (resistor divider network on the OVFBx pin). Removal of the failure releases the DIAGx pin automatically.

## Feature Description (continued)

### 7.3.7 Output Short-Circuit and Overcurrent Detection

In case of an external short circuit of a boost output supply line to GND, the respective boost controller of the affected channel is no longer able to limit the current through the control loop. This is because of the conductive path from the supply voltage to the shorted output through the inductor and the boost diode.

To protect the external components from excessive currents, the controller of the affected channel interrupts the path to its output by switching off the high-side PWM-dimming PMOS-FET. The interruption occurs as soon as the high-side current-sense amplifier detects a common-mode voltage below 4 V, or when the voltage on the VOUTx pin is below 4 V, or once the high-side current-sense amplifier hits the shorted-output detection threshold  $V_{(OPLLED)}$ . The protection of each channel operates in this way, independently of the other channel (see state-diagram in Figure 13). The device pulls the DIAGx pin of the affected channel high, and the controller of the affected channel remains in this channel-fail state. In order to reset the controller of the affected channel (for example, after removal of a short circuit) there must be one disable-and-enable cycle for the affected channel by pulling the PWMINx pin low for  $t > t_{(CH\_OFF)}$ , and setting it high for  $t > t_{(CH\_ON)}$ .

### 7.3.8 Measuring LED Current During a Non-Failure Condition

In regular operation mode, one can measure the actual output current of the controller with an external microcontroller by sensing the voltage at the DIAGx pin. The DIAGx pin voltage between 0.2 V and 2.85 V represents in a linear relation the output current measured by the current-sense block across the external shunt resistor. Parameter  $DIAG_{factor}$  gives the scale factor of typically 12.5 (the TPS92601y-Q1 or TPS92602y-Q1 device with 150-mV full-scale current-sense voltage) or 6.25 (the TPS92601A-Q1 or TPS92602A-Q1 device with 300-mV full-scale current-sense voltage). Figure 11 gives the relation between the DIAGx pin voltage and the current-sense voltage.




Figure 11. DIAGx Pin Function

When the device is in global shutdown mode (when both PWMINx pins go low for  $t > t_{(CH\_OFF)}$ ), both DIAGx pins are low.

## Feature Description (continued)

### 7.3.9 LED Dimming Options


The device offers two different approaches to regulate and control the brightness and the color of the LEDs: analog dimming and PWM dimming.

#### 7.3.9.1 Analog Dimming

An analog voltage applied to the ICTRLx pin allows changing the output current for each channel on the fly from 10%–100% of full-scale. Typically, this approach is used to:

- Reduce the default current in a narrow range to adjust to different binning classes of the LEDs
- Reduce the current at high temperatures (protect LEDs from overtemperature)
- Reduce the current at low input voltages (for example, cranking-pulse breakdown of the supply)

Implementing this analog dimming function is possible with an analog approach (discrete resistor and NTC network) or with a more-flexible approach by using a microcontroller. Internally clamping the maximum voltage on the ICTRLx pin at 1.5 V simplifies the analog implementation. So applying any higher voltage has no effect on the output current (which remains at its current set point at 100% of full scale, that is, 150 mV or 300 mV drop at the external current shunt resistor).



**Figure 12. Analog Dimming – ICTRLx Pin**

#### 7.3.9.2 PWM Dimming

To change the brightness of an LED string by a certain magnitude without affecting the lighting-color of the LED, it is necessary to use PWM dimming topology. Turning the LEDs ON and OFF at a certain frequency with a certain duty cycle reduces the brightness without changing the LED current (so not affecting the color).

The integrated high-side PMOS-FET gate driver turns the LED string ON and OFF following the supplied signal frequency and duty cycle on the PWMIN pin. During the OFF time of the FET, the device stops the internal control loop by disconnecting the loop internally and then stores the value of the compensation network. This technique allows fastest recovery of the regulator with the following ON time, as the control loop restarts from the point at which it stopped. The average LED current during ON time is almost the same as the LED current with no PWM dimming (duty cycle 100%). For very low duty cycles, the time required by the controller to ramp up the inductor current from 0 A becomes more significant relative to the overall ON time, leading to lower average current. So for very low duty cycles, the relation between average current and duty cycle is no longer linear.

## Feature Description (continued)

One must maintain a minimum on-time in order for PWM dimming to operate in the linear region of its transfer function. Because of disabling the controller during dimming, the PWM pulse must be long enough that the energy intercepted from the input is greater than or equal to the energy being put into the LEDs. For boost and boost-to-battery topologies, the minimum ON time (in seconds) for which the PWM dimming operates in the linear region is:

$$t_{(\text{PVMON\_MIN})} = \frac{2 \times I_{(\text{LED})} \times V_{(\text{out})} \times L}{V_{(\text{IN})}^2} \quad (11)$$

To ensure that the applied dimming-pulse duration matches with the effective dimming-pulse duration, TI recommends synchronizing the dimming pulses with the switching clock of the boost converter. Choose the external inductor and output capacitors according to the requirements for the minimum duty cycle.

## 7.4 Device Functional Modes

### 7.4.1 Undervoltage and Overvoltage Shutdown

During normal operation ( $6 \text{ V} < V_{(\text{VIN})} < 40 \text{ V}$ ), when the supply voltage at the VIN pin drops below 4 V during cranking, each boost controller is disabled (when previously in normal operation). As long as the battery voltage stays above 3.5 V, both PWM dimming FETs are still controllable through the PWMINx pins, and the  $V_{\text{CC}}$  regulator is still active. The supply voltage recovering above 4 V re-enables each boost controller (which was working normally before the supply voltage drop). When supply voltage at the VIN pin drops below 3.5 V, the device enters standby due to battery undervoltage. From standby mode, re-enabling the device can only occur when the supply voltage is above 6 V and one or both PWMINx pins are high for  $t > t_{(\text{CH\_ON})}$ . See the state diagram in [Figure 13](#). When the supply voltage at the VIN pin goes above 40 V during load-dump, the device disables both boost controllers due to battery overvoltage, and switches both PWM dimming FETs off. The  $V_{\text{CC}}$  regulator is still active. Once the battery voltage is below 40 V, the device recovers from this global failure state after a global disable-and-enable cycle (active shutdown by pulling both PWMINx pins low for  $t > t_{(\text{CH\_OFF})}$ , and setting one or both PWMINx pins high for  $t > t_{(\text{CH\_ON})}$ ). See the state diagram in [Figure 13](#).

### 7.4.2 Overtemperature Shutdown

When the junction temperature rises above 165°C, both boost controllers are disabled due to junction overtemperature, and both PWM dimming FETs are switched off. Once the junction temperature is below 145°C, the device recovers from this global failure state or a global disable-and-enable cycle (active shutdown by pulling both PWMINx pins low for  $t > t_{(\text{CH\_OFF})}$ , and setting one or both PWMINx pins high for  $t > t_{(\text{CH\_ON})}$ ). See the state diagram in [Figure 13](#).


### 7.4.3 Device State Diagram

[Figure 13](#) shows the state diagram of the device, with a short description of the device behavior in each state.



Device Functional Modes (continued)


Main State Machine



WakeUp =  $(V_{(P_{WMIN1})} = 1 \text{ for } t > t_{(CH\_ON)} \text{ OR } V_{(P_{WMIN2})} = 1 \text{ for } t > t_{(CH\_ON)})$   
 PowerDown =  $(V_{(P_{WMIN1})} = 0 \text{ for } t > t_{(CH\_ON)} \text{ AND } V_{(P_{WMIN2})} = 0 \text{ for } t > t_{(CH\_ON)})$   
 Missing Clock = RT terminal open AND no sync pulse  
 PowerOnReset =  $V_{(VIN)} < 3.5\text{ V}$

Active Sub-State Machine

Each channel can independently follow this State Machine.



Channelx Failure Detected =  $(V_{(VOUTx)} < 4\text{ V} \text{ OR } V_{(SPSNx\_Com)} < 4\text{ V} \text{ OR } V_{(SPSNx\_Diff)} > th_{(SHOUT)})$

NOTE: In the case of an open LED on channel x, the DIAGx pin is low, but the boost controller and the PWM dimming FET of channel x work normally. Hence, the behavior is as in the ON state or the low-voltage state.

Figure 13. Device State Diagram

## 8 Application and Implementation

---

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

This section describes the application-level considerations when designing with the TPS9260xy-Q1 family of devices. For corresponding calculations, see the following section.

### 8.2 Typical Applications

In an application directly connected to a battery, if the application is a passenger car,  $V_{(VIN)}$  is from 9 V to 16 V, and LED forward voltage is always higher than battery, then one can select the boost topology. If the LED forward voltage is between 9 V and 16 V, boost-to-battery or single-ended primary-inductance converter (SEPIC) topology is appropriate.

#### 8.2.1 Boost Regulator With Separate or Paralleled Channels

A boost application is appropriate for a situation where  $V_{(VIN)}$  is from 9 V to 16 V and LED forward voltage is always higher than battery the battery voltage. One can use the boost-regulator topology with each channel driving a separate LED string. For higher-current applications, connect both channels in parallel to drive a single LED string. The per-channel design parameters and calculations are the same in either case.

Typical Applications (continued)




Figure 14. Boost Regulator ( $V_{IN} < V_O$ ) Simplified Schematic, Separate Channels

Typical Applications (continued)




Figure 15. Boost Regulator ( $V_{IN} < V_O$ ) Simplified Schematic, Paralleled Channels

Typical Applications (continued)




Figure 16. Boost Regulator ( $V_{IN} < V_O$ ) Detailed Schematic

8.2.1.1 Design Requirements

For this boost regulator example, use the following as the design parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	Connect to battery (6 V to 16 V)
Output current per channel ( $I_{(setting)}$ )	1 A
Output voltage	30 V (9 white LEDs)
Input ripple voltage	400 mV
Output ripple current	±10%
Operating frequency	600 kHz

8.2.1.2 Detailed Design Procedure

To begin the design process, one must decide on a few parameters. The designer must know the following:

- Input voltage range
- Output current per channel
- Output voltage
- Input ripple voltage
- Output ripple current
- Operating frequency

### 8.2.1.2.1 Switching Frequency

The RT pin resistor sets the switching frequency of the TPS92602y-Q1 device. Use Equation 2 to calculate the required value for R17. The calculated value is 20.83 kΩ. Use the nearest standard value of 20 kΩ.

### 8.2.1.2.2 Maximum Output-Current Set Point

The constant output current of the TPS92602y-Q1 device is adjustable by using the external current-shunt resistor. In the application circuit of Figure 16, R5 is the channel 1 current-shunt resistor, and R16 is the channel-2 current shunt resistor. Equation 12 and Equation 13 calculate the resistors that determine maximum output current.

$$R_{(\text{sense})} = V_{\text{SPSN\_Diff}} / I_{(\text{setting})} \quad (12)$$

$$R5 = R16 = 150 \text{ mV} / 1 \text{ A} = 0.15 \Omega \quad (13)$$

### 8.2.1.2.3 Output Overvoltage-Protection Set Point

The output overvoltage protection threshold of the TPS92602y-Q1 device is externally adjustable using a resistor divider network. In the application circuit of Figure 16, this divider network comprises R1 and R3 for channel1 and R2 and R4 for channel2. The following equation gives the relationship of the overvoltage-protection threshold ( $V_{(\text{OVPT})}$ ) to the resistor divider.

$$R1 / R3 = R2 / R4 = (V_{(\text{OVPT})} - V_{(\text{VFB})}) / V_{(\text{VFB})} \quad (14)$$

The load is nine white LEDs, the forward voltage is about 30 V. For an overvoltage protection margin of 20%,  $V_{(\text{OVPT})}$  is:  $V_{(\text{OVPT})} = 30 \times 1.2 = 36 \text{ V}$ . So  $R1 / R3 = R2 / R4 = (36 - 2.2) / 2.2 = 15.36$ . Select  $R3 = R4 = 30 \text{ k}\Omega$ ; then  $R1 = R2 = 460 \text{ k}\Omega$ . Use the nearest standard value of 464 kΩ.

### 8.2.1.2.4 Duty Cycle Estimation

Estimate the duty cycle of the main switching MOSFET using Equation 15 and Equation 16.

$$D_{(\text{MIN})} \approx \frac{V_{(\text{OUT})} - V_{(\text{IN-max})} + V_{(\text{FD})}}{V_{(\text{OUT})} + V_{(\text{FD})}} = \frac{30 \text{ V} - 16 \text{ V} + \text{DMIN } 0.5 \text{ V}}{30 \text{ V} + 0.5 \text{ V}} = 47.5\%$$

where

D is the duty cycle in these and all following equations (15)

$$D_{(\text{MAX})} \approx \frac{V_{(\text{OUT})} - V_{(\text{IN-min})} + V_{(\text{FD})}}{V_{(\text{OUT})} + V_{(\text{FD})}} = \frac{30 \text{ V} - 6 \text{ V} + 0.5 \text{ V}}{30 \text{ V} + 0.5 \text{ V}} = 80.3\% \quad (16)$$

Using an estimated forward drop of 0.5 V for a Schottky rectifier diode, the approximate duty cycle is 47.5% (minimum) to 80.3% (maximum).

### 8.2.1.2.5 Inductor Selection

The peak-to-peak ripple is limited to 30% of the maximum output current.

$$I_{(\text{Lrip-max})} = 0.3 \times \frac{I_{(\text{OUT-max})}}{1 - D_{(\text{MIN})}} = 0.3 \times \frac{1}{1 - 0.475} = 0.571 \text{ A} \quad (17)$$

Estimate the minimum inductor size using Equation 18.

$$L_{(\text{MIN})} \gg \frac{V_{(\text{IN-max})}}{I_{(\text{Lrip-max})}} \times D_{(\text{MIN})} \times \frac{1}{f_{(\text{SW})}} = \frac{16 \text{ V}}{0.571 \text{ A}} \times 0.475 \times \frac{1}{600 \text{ kHz}} = 22.1 \mu\text{H} \quad (18)$$

Select the nearest standard inductor value of 22 μH. Estimate the ripple current using Equation 19.

$$I_{(\text{RIPPLE})} \approx \frac{V_{(\text{IN})}}{L} \times D_{(\text{MIN})} \times \frac{1}{f_{(\text{SW})}} = \frac{16 \text{ V}}{22 \mu\text{H}} \times 0.475 \times \frac{1}{600 \text{ kHz}} = 0.575 \text{ A} \quad (19)$$

$$I_{(\text{RIPPLE-Vinmin})} \approx \frac{V_{(\text{IN})}}{L} \times D_{(\text{MIN})} \times \frac{1}{f_{(\text{SW})}} = \frac{6 \text{ V}}{22 \mu\text{H}} \times 0.475 \times \frac{1}{600 \text{ kHz}} = 0.365 \text{ A} \quad (20)$$

The worst-case peak-to-peak ripple current occurs at 47.5% duty cycle and is estimated as 0.575 A. Equation 21 estimates the worst-case rms current through the inductor.

$$\begin{aligned}
 I_{(L_{rms})} &= \sqrt{\left(I_{(L_{avg})}\right)^2 + \left(\left[\frac{1}{12} \times I_{(RIPPLE)}\right]\right)^2} \approx \sqrt{\left(\frac{I_{(OUT-max)}}{1-D_{(MAX)}}\right)^2 + \left(\frac{1}{12} \times I_{(RIPPLE-Vinmin)}\right)^2} \\
 &= \sqrt{\left(\frac{1 \text{ A}}{1-0.803}\right)^2 + \left(\frac{1}{12} \times 0.365 \text{ A}\right)^2} = 5.08 \text{ A rms}
 \end{aligned}
 \tag{21}$$

The worst-case rms inductor current is 5.08 A rms. Equation 22 estimates the peak inductor current.

$$I_{(L_{peak})} \approx \frac{I_{(OUT-max)}}{1-D_{(MAX)}} + \frac{1}{2} \times I_{(RIPPLE-Vinmin)} = \frac{1}{1-0.803} + 0.5 \times 0.365 = 5.26 \text{ A}
 \tag{22}$$

Select a 22- $\mu\text{H}$  inductor with a minimum rms current rating of 5.08 A and minimum saturation current rating of 5.26 A. The selection is a Würth 74435572200 inductor (shielded-drum core, ferrite, 22  $\mu\text{H}$ , 11 A, 0.0146  $\Omega$ , SMD).

Equation 23 estimates the power dissipation of this inductor

$$P_{(L)} \approx (I_{(L_{rms})})^2 \times \text{DCR}
 \tag{23}$$

The Würth 74435572200 inductor with 14.6-m $\Omega$  DCR dissipates 404 mW of power.

### 8.2.1.2.6 Rectifier Diode Selection

The circuit uses a low-forward-voltage-drop Schottky diode as a rectifier diode to reduce power dissipation and improve efficiency. Use 80% derating for the diode on VOUTx to allow for for ringing on the switch node. Equation 24 gives the rectifier-diode minimum reverse-breakdown voltage.

$$V_{(BR)(R-min)} \geq \frac{V_{(VOPT)}}{0.8} = 1.25 \times 36 \text{ V} = 45 \text{ V}
 \tag{24}$$

The diode must have a reverse-breakdown voltage greater than 45 V. Equation 25 and Equation 26 estimate the rectifier diode peak and average currents.

$$I_{(D-avg)} \approx I_{(OUT-max)} = 1 \text{ A}
 \tag{25}$$

$$I_{(D-peak)} = I_{(L-peak)} = 5.26 \text{ A}
 \tag{26}$$

For this design, average current is 1 A and peak current is 5.26 A.

Equation 27 estimates the power dissipation in the diode.

$$P_{(D-max)} \approx V_{(F)} \times I_{(OUT-max)} = 0.5 \text{ V} \times 1 \text{ A} = 0.5 \text{ W}
 \tag{27}$$

For this design, the maximum power dissipation is estimated as 0.5 W. After reviewing 45-V and 60-V Schottky diodes, the selection is the 30BQ060PbF diode, Schottky, 60 V, 3 A, SMC. This diode has a forward voltage drop of 0.5 V at 1 A, so the conduction power dissipation is approximately 500 mW, less than half its rated power dissipation.

### 8.2.1.2.7 Output Capacitor Selection

Assume a maximum LED current ripple of  $0.1 \times I_{(LED)}$ . Also, assume that the dynamic impedance of the chosen LED is 0.2  $\Omega$  (1.8  $\Omega$  total for the nine-LED string). The total output-voltage ripple calculation is then as per Equation 28.

$$V_{(VOUT-ripple)} = 0.1 \text{ A} \times 1.8 \Omega = 180 \text{ mV}
 \tag{28}$$

Assuming a ripple contribution of 95% from bulk capacitance, Equation 29 calculates the output capacitor.

$$C_{(OUT)} = \frac{I_{(OUT)} \times D}{V_{(VOUT-ripple)} \times 0.95} \times \frac{1}{f_{(SW)}} = \left(\frac{1 \text{ A} \times 0.803}{180 \text{ mV} \times 0.95}\right) \times \frac{1}{600 \text{ kHz}} = 7.83 \mu\text{F}
 \tag{29}$$

$$\text{ESR} = \frac{V_{(VOUT-ripple)}}{I_{(L-peak)}} = \frac{9 \text{ mV}}{5.26 \text{ A}} = 1.71 \text{ m}\Omega
 \tag{30}$$

Use three 3.3- $\mu$ F capacitors in parallel to achieve the minimum output capacitance of 10  $\mu$ F. Ensure that the chosen capacitors meet the minimum bulk capacitance requirement at the operating voltage.

#### 8.2.1.2.8 Input Capacitor Selection

Because a boost converter has continuous input current, the input capacitor senses only the inductor ripple current. Equation 31 and Equation 32 calculate the input capacitor values.

$$C_{(IN)} = \frac{I_{(L-RIPPLE)}}{4 \times V_{(IN-RIPPLE)} \times f_{(SW)}} = \frac{0.575 \text{ A}}{4 \times 60 \text{ mV} \times 600 \text{ kHz}} = 4 \mu\text{F} \quad (31)$$

$$\text{ESR} = \frac{V_{(VIN-RIPPLE)}}{I_{(L-RIPPLE)}} = \frac{60 \text{ mV}}{2 \times 0.575 \text{ A}} = 52 \text{ m}\Omega \quad (32)$$

For this design, to meet a maximum input ripple of 60 mV requires a minimum 4- $\mu$ F input capacitor with ESR less than 52 m $\Omega$ . Select a 10- $\mu$ F X7R ceramic capacitor.

#### 8.2.1.2.9 Current Sense and Current Limit

The maximum allowable current sense resistor value is limited by  $R_{(ISNSx)}$ . Equation 33 gives this limitation.

$$R_{(ISNSx)} = \frac{V_{(SNS)}}{1.3 \times I_{(L-peak)}} = \frac{100 \text{ mV}}{1.3 \times 5.26 \text{ A}} = 14.62 \text{ m}\Omega \quad (33)$$

Select a 15-m $\Omega$  resistor.

#### 8.2.1.2.10 Switching MOSFET Selection

The TPS92602y-Q1 device drives a ground-referenced N-channel FET. The breakdown voltage is the output voltage plus any voltage spike, with 30% added for a safety margin as shown in Equation 34.

$$V_{(BD-MOS-min)} \geq V_{(VOPT)} \times 1.3 = 1.3 \times 36 \text{ V} = 46.8 \text{ V} \quad (34)$$

Select an N-channel FET with breakdown voltage of 50 V.

Estimate the  $r_{DS(on)}$  and gate charge based on the desired efficiency target.

$$P_{(DISS-total)} \approx P_{(OUT)} \times \left( \frac{1}{\eta} - 1 \right) = 30 \text{ V} \times 1 \text{ A} \times \left( \frac{1}{0.95} - 1 \right) = 1.578 \text{ W} \quad (35)$$

For a target of 95% efficiency with a 16-V input voltage at 1 A, maximum power dissipation is limited to 1.578 W. The main power-dissipating devices are the MOSFET, inductor, diode, current-sense resistor and the integrated circuit, the TPS92602y-Q1 device.

$$P_{(FET)} < P_{(DISS-total)} - P_{(L)} - P_{(D)} - P_{(RSNS)} - V_{(IN-max)} \times I_{(VDD)} \quad (36)$$

This assumption leaves 740 mW of power dissipation for the MOSFET. Allowing half for conduction and half for switching losses, we can determine a target  $r_{DS(on)}$  and  $Q_{(GS)}$  for the MOSFET by Equation 37 and Equation 38.

$$Q_{(GS)} < \frac{3 \times P_{(FET)} \times I_{(DRIVE)}}{2 \times V_{(OUT)} \times I_{(OUT)} \times f_{(SW)}} = \frac{3 \times 0.5 \text{ W} \times 0.7 \text{ A}}{2 \times 30 \text{ V} \times 1 \text{ A} \times 600 \text{ kHz}} = 29.2 \text{ nC} \quad (37)$$

Calculate a target MOSFET gate-to-source charge of less than 29.2 nC to limit the switching losses to less than 250 mW.

$$r_{DS(on)} < \frac{P_{(FET)}}{2 \times (I_{(RMS)})^2 \times D} = \frac{0.5 \text{ W}}{2 \times (5.08 \text{ A})^2 \times 0.803} = 12 \text{ m}\Omega \quad (38)$$

Selecting a target MOSFET  $r_{DS(on)}$  of 12 m $\Omega$  limits the conduction losses to less than 250 mW.



### 8.2.1.2.11 Loop Compensation

The COMP pin on the TPS92602y-Q1 device is for external compensation, allowing optimization of the loop response for each application. The COMP pin is the output of the internal transconductance amplifier. External resistor R7, along with ceramic capacitors C5 and C6 (see [Figure 16](#)), connect to the COMP pin to provide poles and zero. The poles and zero, along with the inherent pole and zero in a peak-current-mode control boost converter, determine the closed-loop frequency response. This connection is important to converter stability and transient response. The first step is to calculate the pole and the right half-plane zero of the peak-current-mode boost converter by [Equation 39](#) and [Equation 40](#). To make the loop stable, the loop must have sufficient phase margin at the crossover frequency where the loop gain is 1. To avoid the effect of the right half-plane zero on loop stability, choose a crossover frequency less than 1/5 of  $f_{(ZRHP)}$ .

$$f_{(p)} = \frac{I_{(OUT)}}{2\pi \times V_{(OUT)} \times C_{(OUT)}} = \frac{1}{2\pi \times R_{(OUT)} \times C_{(OUT)}}$$

where

- $C_{(OUT)}$  is the bulk output capacitance calculated previously
- $R_{(OUT)}$  is the effective output impedance

$$f_{(ZRHP)} = \frac{V_{(OUT)} \times (1-D)^2}{2\pi \times L \times I_{(OUT)}} \quad (40)$$

$$R_{(OUT)} = \frac{(R_{(LED)} + R_{(SENSE)}) \times V_{(LED)}}{(R_{(LED)} + R_{(SENSE)}) \times I_{(LED)} + V_{(LED)}}$$

where

$$R_{(LED)} \text{ is the dynamic impedance of the LED string in ohms at the operating current} \quad (41)$$

The loop compensation consists of a series resistor and capacitor ( $R_{(COMP)}$  and  $C_{(COMP)}$ ) from COMP to SGND.  $R_{(COMP)}$  sets the crossover frequency and  $C_{(COMP)}$  sets the zero frequency of the integrator. For optimum performance, use the following equations:

$$g_{M(COMP)} = 1000 \quad (42)$$

$$R_{(COMP)} = \frac{f_{(ZRHP)} \times R_{(ISNSx)}}{5 \times f_{(p)} \times (1-D_{(MAX)}) \times R_{(SENSE)} \times 5 \times GM_{(COMP)}} \quad (43)$$

$$C_{(COMP)} = \frac{1}{2\pi \times R_{(COMP)} \times 5 \times f_{(p)}}$$

where

$$f_{(p)} \text{ is the pole frequency of the power stage calculated by } \a href="#">\text{Equation 39} \quad (44)$$

An output capacitor that is an electrolytic capacitor which has large ESR requires a capacitor to cancel the zero of the output capacitor. [Equation 45](#) calculates the value of this capacitor.

$$C_6 = \frac{C_{(OUT)} \times R_{(ESR)}}{R_{(COMP)}} \quad (45)$$

### 8.2.1.3 Application Curves




Figure 17. PWM Dimming at 200 Hz, 5% Duty Cycle




Figure 18. PWM Dimming at 200 Hz, 50% Duty Cycle




Figure 19. PWM Dimming at 200 Hz, 95% Duty Cycle




Figure 20. Switching and LED Current Ripple When  $I_{OUT} = 1\text{ A}$

### 8.2.2 Boost-to-Battery Regulator

When the LED forward voltage is between 9 V and 16 V, an appropriate selection is boost-to-battery topology, which can share the same layout and components as the boost topology, with just a different way to connect load.




Figure 21. Boost-to-Battery Regulator Simplified Schematic




Figure 22. Boost-to-Battery Regulator Detailed Schematic

### 8.2.2.1 Design Requirements

For this boost-to-battery regulator example, use the following as the design parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	Connect to battery (6 V to 16 V)
Output current per channel ( $I_{(setting)}$ )	1 A
Output voltage	13.2 V (4 white LEDs)
Input ripple voltage	400 mV
Output ripple current	±10%
Operating frequency	600 kHz

### 8.2.2.2 Detailed Design Procedure

To begin the design process, one must decide on a few parameters. The designer must know the following:

- Input voltage range
- Output current per channel
- Output voltage
- Input ripple voltage
- Output ripple current
- Operating frequency

### 8.2.2.2.1 Switching Frequency

The RT pin resistor sets the switching frequency of the TPS92602y-Q1 device to 600 kHz. Use [Equation 2](#) to calculate the required value for R17. The calculated value is 20.83 kΩ. Use the nearest standard value of 20 kΩ.

### 8.2.2.2.2 Maximum Output-Current Set Point

The output constant of the TPS92602y-Q1 device is adjustable by using the external current-shunt resistor. In the application circuit of [Figure 22](#), R5 is the channel 1 current-shunt resistor, and R16 is the channel-2 current shunt resistor. [Equation 46](#) and [Equation 47](#) calculate the resistors that determine maximum output current.

$$R_{(\text{sense})} = V_{\text{SPSN\_Diff}} / I_{(\text{setting})} \quad (46)$$

$$R5 = R16 = 150 \text{ mV} / 1 \text{ A} = 0.15 \Omega \quad (47)$$

### 8.2.2.2.3 Output Overvoltage-Protection Set Point

The output overvoltage protection threshold of the TPS92602y-Q1 device is externally adjustable using a resistor divider network. In the application circuit of [Figure 22](#), this divider network comprises of R1 and R3 for channel1 and R2 and R4 for channel2. The following equation gives the relationship of the overvoltage-protection threshold ( $V_{(\text{OVPT})}$ ) to the resistor divider.

$$R1 / R3 = R2 / R4 = (V_{(\text{OVPT})} - V_{(\text{VFB})}) / V_{(\text{VFB})} \quad (48)$$

The load is four white LEDs, the forward voltage is about 13.2 V, maximum  $V_{(\text{VIN})}$  is 16 V, so the maximum output is 13.2 + 16 = 29.2 V, which is close to 30 V. Allowing 20% margin for overvoltage protection,  $V_{(\text{OVPT})}$  is:  $V_{(\text{OVPT})} = 30 \times 1.2 = 36 \text{ V}$ . So  $R1 / R3 = R2 / R4 = (36 - 2.2) / 2.2 = 15.36$ . Select  $R3 = R4 = 30 \text{ k}\Omega$ ; then  $R1 = R2 = 460 \text{ k}\Omega$ . Use the nearest standard value of 464 kΩ.

### 8.2.2.2.4 Duty Cycle Estimation

Estimate the duty cycle of the main switching MOSFET using [Equation 49](#) and [Equation 50](#).

$$D_{(\text{MIN})} \approx \frac{V_{(\text{LED})} + V_{(\text{FD})}}{V_{(\text{LED})} + V_{(\text{MAX})} + V_{(\text{FD})}} = \frac{13.2 \text{ V} + 0.5 \text{ V}}{30 \text{ V} + 16 \text{ V} + 0.5 \text{ V}} = 46.1\%$$

where

D is the duty cycle in these and all following equations (49)

$$D_{(\text{MAX})} \approx \frac{V_{(\text{LED})} + V_{(\text{FD})}}{V_{(\text{LED})} + V_{(\text{MIN})} + V_{(\text{FD})}} = \frac{13.2 \text{ V} + 0.5 \text{ V}}{13.2 \text{ V} + 6 \text{ V} + 0.5 \text{ V}} = 69.5\% \quad (50)$$

Using an estimated forward drop of 0.5 V for a Schottky rectifier diode, the approximate duty cycle is 46.1% (minimum) to 69.5% (maximum).

### 8.2.2.2.5 Inductor Selection

The peak-to-peak ripple is limited to 30% of the maximum output current.

$$I_{(\text{Lrip-max})} = 0.3 \times \frac{I_{(\text{OUT-max})}}{1 - D_{(\text{MIN})}} = 0.3 \times \frac{1}{1 - 0.461} = 0.556 \text{ A} \quad (51)$$

Estimate the minimum inductor size using [Equation 52](#)

$$L_{(\text{MIN})} \gg \frac{V_{(\text{IN-max})}}{I_{(\text{Lrip-max})}} \times D_{(\text{MIN})} \times \frac{1}{f_{(\text{SW})}} = \frac{16 \text{ V}}{0.571 \text{ A}} \times 0.475 \times \frac{1}{600 \text{ kHz}} = 22.1 \mu\text{H} \quad (52)$$

Select the nearest higher standard inductor value of 22 μH. Estimate the ripple current using [Equation 53](#).

$$I_{(\text{RIPPLE})} \approx \frac{V_{(\text{IN})}}{L} \times D_{(\text{MIN})} \times \frac{1}{f_{(\text{SW})}} = \frac{16 \text{ V}}{22 \mu\text{H}} \times 0.461 \times \frac{1}{600 \text{ kHz}} = 0.559 \text{ A} \quad (53)$$

$$I_{(\text{RIPPLE-Vinmin})} \approx \frac{V_{(\text{IN})}}{L} \times D_{(\text{MIN})} \times \frac{1}{f_{(\text{SW})}} = \frac{6 \text{ V}}{22 \mu\text{H}} \times 0.695 \times \frac{1}{600 \text{ kHz}} = 0.316 \text{ A} \quad (54)$$

The worst-case peak-to-peak ripple current occurs at 46.1% duty cycle and is estimated as 0.559 A. [Equation 55](#) estimates the worst-case rms current through the inductor.

$$\begin{aligned}
 I_{(Lrms)} &= \sqrt{\left(I_{(L-avg)}\right)^2 + \left(\left[\frac{1}{12} \times I_{(RIPPLE)}\right]\right)^2} \approx \sqrt{\left(\frac{I_{(OUT-max)}}{1-D_{(MAX)}}\right)^2 + \left(\frac{1}{12} \times I_{(RIPPLE-Vinmin)}\right)^2} \\
 &= \sqrt{\left(\frac{1 \text{ A}}{1-0.695}\right)^2 + \left(\frac{1}{12} \times 0.3316 \text{ A}\right)^2} = 3.28 \text{ A rms}
 \end{aligned}
 \tag{55}$$

The worst-case rms inductor current is 3.28 A rms. Equation 56 estimates the peak inductor current.

$$I_{(Lpeak)} \approx \frac{I_{(OUT-max)}}{1-D_{(MAX)}} + \frac{1}{2} \times I_{(RIPPLE-Vinmin)} = \frac{1}{1-0.695} + 0.5 \times 0.316 = 3.44 \text{ A}
 \tag{56}$$

Select a 22- $\mu$ H inductor with a minimum rms current rating of 3.44 A and minimum saturation current rating of 3.44 A. The selection is a Würth 7447709220 inductor (shielded-drum core, ferrite, 22  $\mu$ H, 5.3 A, 0.0233  $\Omega$ , SMD).

Equation 57 estimates the power dissipation of this inductor

$$P_{(L)} \approx (I_{(Lrms)})^2 \times \text{DCR}
 \tag{57}$$

The Würth 7447709220 inductor with 23.3-m $\Omega$  DCR dissipates 251 mW of power.

#### 8.2.2.2.6 Rectifier Diode Selection

The circuit uses a low-forward-voltage-drop Schottky diode as a rectifier diode to reduce power dissipation and improve efficiency. Use 80% derating for the diode on VOUTx to allow for ringing on the switch node. Equation 58 gives the rectifier-diode minimum reverse-breakdown voltage.

$$V_{(BR)(R-min)} \geq \frac{V_{(VOPT)}}{0.8} = 1.25 \times 36 \text{ V} = 45 \text{ V}
 \tag{58}$$

The diode must have a reverse-breakdown voltage greater than 45 V. Equation 59 and Equation 60 estimate the rectifier diode peak and average currents.

$$I_{(D-avg)} \approx I_{(OUT-max)} = 1 \text{ A}
 \tag{59}$$

$$I_{(D-peak)} = I_{(L-peak)} = 3.44 \text{ A}
 \tag{60}$$

For this design, average current is 1 A and peak current is 3.44 A.

Equation 61 estimates the power dissipation in the diode.

$$P_{(D-max)} \approx V_{(F)} \times I_{(OUT-max)} = 0.5 \text{ V} \times 1 \text{ A} = 0.5 \text{ W}
 \tag{61}$$

For this design, the maximum power dissipation is estimated as 0.5 W. After reviewing 45-V and 60-V Schottky diodes, the selection is the 30BQ060PbF diode, Schottky, 60 V, 3 A, SMC. This diode has a forward voltage drop of 0.5 V at 1 A, so the conduction power dissipation is approximately 500 mW, less than half its rated power dissipation.

#### 8.2.2.2.7 Output Capacitor Selection

Assume a maximum LED current ripple of  $0.1 \times I_{(LED)}$ . Also, assume that the dynamic impedance of the chosen LED is 0.2  $\Omega$  (0.8  $\Omega$  total for the four-LED string). The total output voltage ripple calculation is then as per Equation 62.

$$V_{(VOUT-ripple)} = 0.1 \text{ A} \times 0.8 \Omega = 80 \text{ mV}
 \tag{62}$$

Assuming a ripple contribution of 95% from bulk capacitance, Equation 64 calculates the output capacitor.

$$C_{(OUT)} = \frac{I_{(OUT)} \times D}{V_{(VOUT-ripple)} \times 0.95} \times \frac{1}{f_{(SW)}} = \left(\frac{1 \text{ A} \times 0.695}{80 \text{ mV} \times 0.95}\right) \times \frac{1}{600 \text{ kHz}} = 15.2 \mu\text{F}
 \tag{63}$$

$$\text{ESR} = \frac{V_{(VOUT-ripple)}}{I_{(L-peak)}} = \frac{4 \text{ mV}}{3.44 \text{ A}} = 1.16 \text{ m}\Omega
 \tag{64}$$

Use five 3.3- $\mu\text{F}$  capacitors in parallel to achieve the minimum output capacitance of 15.2  $\mu\text{F}$ . Ensure that the chosen capacitors meet the minimum bulk capacitance requirement at the operating voltage.

#### 8.2.2.2.8 Input Capacitor Selection

Because a boost converter has continuous input current, the input capacitor senses only the inductor ripple current. The input capacitor value can be calculated by [Equation 65](#) and [Equation 66](#).

$$C_{(IN)} = \frac{I_{(L-RIPPLE)}}{4 \times V_{(IN-RIPPLE)} \times f_{(SW)}} = \frac{0.559 \text{ A}}{4 \times 60 \text{ mV} \times 600 \text{ kHz}} = 3.89 \mu\text{F} \quad (65)$$

$$\text{ESR} = \frac{V_{(VIN-RIPPLE)}}{I_{(L-RIPPLE)}} = \frac{60 \text{ mV}}{2 \times 0.559 \text{ A}} = 53.67 \text{ m}\Omega \quad (66)$$

For this design, to meet a maximum input ripple of 60 mV requires a minimum 4- $\mu\text{F}$  input capacitor with ESR less than 52 m $\Omega$ . Select a 10- $\mu\text{F}$  X7R ceramic capacitor.

#### 8.2.2.2.9 Current Sense and Current Limit

The maximum allowable current sense resistor value is limited by  $R_{(ISNSx)}$ . [Equation 67](#) gives this limitation.

$$R_{(ISNSx)} = \frac{V_{(SNS)}}{1.3 \times I_{(L-peak)}} = \frac{100 \text{ mV}}{1.3 \times 3.44 \text{ A}} = 22.36 \text{ m}\Omega \quad (67)$$

Select a 20-m $\Omega$  resistor.

#### 8.2.2.2.10 Switching MOSFET Selection

The TPS92602y-Q1 device drives a ground-referenced N-channel FET. The breakdown voltage is the output voltage plus any voltage spike, with 30% added for a safety margin as shown in [Equation 68](#).

$$V_{(BD-MOS-min)} \geq V_{(VOPT)} \times 1.3 = 1.3 \times 36 \text{ V} = 46.8 \text{ V} \quad (68)$$

Select an N-channel FET with breakdown voltage of 50 V.

Estimate the  $r_{DS(on)}$  and gate charge based on the desired efficiency target.

$$P_{(DISS-total)} \approx P_{(OUT)} \times \left( \frac{1}{\eta} - 1 \right) = 13.2 \text{ V} \times 1 \text{ A} \times \left( \frac{1}{0.92} - 1 \right) = 1.148 \text{ W} \quad (69)$$

For a target of 92% efficiency with a 16-V input voltage at 1 A, maximum power dissipation is limited to 1.148 W. The main power-dissipating devices are the MOSFET, inductor, diode, current-sense resistor and the integrated circuit, the TPS92602y-Q1 device.

$$P_{(FET)} < P_{(DISS-total)} - P_{(L)} - P_{(D)} - P_{(RSNS)} - V_{(IN-max)} \times I_{(VDD)} \quad (70)$$

This assumption leaves 600 mW of power dissipation for the MOSFET. Allowing half for conduction and half for switching losses, we can determine a target  $r_{DS(on)}$  and  $Q_{(GS)}$  for the MOSFET by [Equation 71](#) and [Equation 72](#).

$$Q_{(GS)} < \frac{3 \times P_{(FET)} \times I_{(DRIVE)}}{2 \times V_{(OUT)} \times I_{(OUT)} \times f_{(SW)}} = \frac{3 \times 0.4 \text{ W} \times 0.7 \text{ A}}{2 \times 13.2 \text{ V} \times 1 \text{ A} \times 600 \text{ kHz}} = 28.3 \text{ nC} \quad (71)$$

Calculate a target MOSFET gate-to-source charge of less than 28.3 nC to limit the switching losses to less than 200 mW.

$$r_{DS(on)} < \frac{P_{(FET)}}{2 \times (I_{(RMS)})^2 \times D} = \frac{0.4 \text{ W}}{2 \times (3.28 \text{ A})^2 \times 0.695} = 26.7 \text{ m}\Omega \quad (72)$$

Selecting a target MOSFET  $r_{DS(on)}$  of 26.7 m $\Omega$  limits the conduction losses to less than 250 mW.

### 8.2.2.2.11 Loop Compensation

The COMP pin on the TPS92602y-Q1 device is for external compensation, allowing optimization of the loop response for each application. The COMP pin is the output of the internal transconductance amplifier. The external resistor R7, along with ceramic capacitors C5 and C6 (see [Figure 22](#)), connect to the COMP pin to provide poles and zero. The poles and zero, along with the inherent pole and zero in a peak-current-mode control boost converter, determine the closed-loop frequency response. This is important to converter stability and transient response. The first step is to calculate the pole and the right half-plane zero of the peak-current-mode boost converter by [Equation 73](#) and [Equation 74](#). To make the loop stable, the loop must have sufficient phase margin at the crossover frequency where the loop gain is 1. To avoid the effect of the right half-plane zero on the loop stability, choose the crossover frequency less than 1/5 of  $f_{(ZRHP)}$ .

$$f_{(p)} = \frac{I_{(OUT)}}{2\pi \times V_{(OUT)} \times C_{(OUT)}} = \frac{1}{2\pi \times R_{(OUT)} \times C_{(OUT)}}$$

where

- $C_{(OUT)}$  is the bulk output capacitance previously calculated
- $R_{(OUT)}$  is the effective output impedance (73)

$$f_{(ZRHP)} = \frac{V_{(OUT)} \times (1-D)^2}{2\pi \times L \times I_{(OUT)}} \quad (74)$$

$$R_{(OUT)} = \frac{(R_{(LED)} + R_{(SENSE)}) \times V_{(LED)}}{(R_{(LED)} + R_{(SENSE)}) \times I_{(LED)} + V_{(LED)}}$$

where

$$R_{(LED)} \text{ is the dynamic impedance of the LED string in ohms at the operating current} \quad (75)$$

The loop compensation consists of a series resistor and capacitor ( $R_{(COMP)}$  and  $C_{(COMP)}$ ) from COMP to SGND.  $R_{(COMP)}$  sets the crossover frequency and  $C_{(COMP)}$  sets the zero frequency of the integrator. For optimum performance, use the following equations:

$$g_{M(COMP)} = 1000 \quad (76)$$

$$R_{(COMP)} = \frac{f_{(ZRHP)} \times R_{(ISNSx)}}{5 \times f_{(p)} \times (1-D_{(MAX)}) \times R_{(SENSE)} \times 5 \times GM_{(COMP)}} \quad (77)$$

$$C_{(COMP)} = \frac{1}{2\pi \times R_{(COMP)} \times 5 \times f_{(p)}}$$

where

$$f_{(p)} \text{ is the pole frequency of the power stage calculated by } \a href="#">\text{Equation 73} \quad (78)$$

An output capacitor that is an electrolytic capacitor which has large ESR requires a capacitor to cancel the zero of the output capacitor. [Equation 79](#) calculates the value of this capacitor.

$$C_6 = \frac{C_{(OUT)} \times R_{(ESR)}}{R_{(COMP)}} \quad (79)$$



8.2.2.3 TPS92602y-Q1 Application Curves




Figure 23. PWM Dimming at 2 kHz, 5% Duty Cycle




Figure 24. PWM Dimming at 2 kHz, 50% Duty Cycle




Figure 25. PWM Dimming at 2 kHz, 95% Duty Cycle




Figure 26. Switching and LED Current Ripple When  $I_{OUT} = 1\text{ A}$

## 9 Power Supply Recommendations

The design of the devices is for operation via direct connection to a battery, so the input-voltage supply range is from 4 V to 40 V. This input supply should be well regulated. If the input supply is located more than a few inches from the TPS9260xy-Q1 family of devices, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## 10 Layout

### 10.1 Layout Guidelines

- The performance of any switching regulator depends as much on the layout of the PCB as the component selection. Following a few simple guidelines maximizes noise rejection and minimizes the generation of EMI within the circuit.
- Discontinuous currents are the most likely to generate EMI, therefore care should be taken when routing the following paths. The main path for discontinuous current in the TPS9260xy-Q1 buck regulator contains the input capacitor ( $C_{IN1}$ ), the recirculating diode (D1), the N-channel MOSFET (Q1), and the sense resistor ( $R_{LIM1}$ ). In the TPS9260xy-Q1 boost regulator, the discontinuous current flows through the output capacitor ( $C_{O1}$ ), D1, Q1, and  $R_{LIM1}$ . In the buck-boost regulator, both loops are discontinuous and require careful attention to layout. Keep these loops as small as possible and the connections between all the components short and thick to minimize parasitic inductance. In particular, make the switch node (where L1, D1 and Q1 connect) just large enough to connect the components. To minimize excessive heating, place large copper pours adjacent to the short current path of the switch node.
- The RT, COMP, ISNS, ICTRL, OVFB, ISP, and ISN pins are all high-impedance inputs which couple external noise easily; therefore, minimize the loops containing these nodes whenever possible. In some applications, the LED or LED array can be far away (several inches or more) from the TPS9260xy-Q1 family of devices, or on a separate PCB connected by a wiring harness. When using an output capacitor where the LED array is large or separated from the rest of the regulator, place the output capacitor close to the LEDs to reduce the effects of parasitic inductance on the ac impedance of the capacitor.
- AGND and PGND must be separated and connected at the input GND connector.
- The TPS9260xy-Q1 family of devices has two independent channels. In order to avoid crosstalk, the POWER GND of CH1 and CH2 must be separated and connected at the input GND connector.

## 10.2 Layout Example

- Via of Signal Loop
- Via of Power Ground
- Via of Signal Ground

Exposed Thermal Pad Area

Trace on the top

Trace on the bottom

For high-current paths, (thick traces on the diagram) keep loops as small as possible and the connections between all the components short and thick to minimize parasitic inductance.




Figure 27. TPS92602y-Q1 Board Layout

## 11 デバイスおよびドキュメントのサポート

### 11.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

**表 3. 関連リンク**

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS92601-Q1	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>
TPS92601B-Q1	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>
TPS92602-Q1	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>
TPS92602B-Q1	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>

### 11.2 商標

PowerPAD is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.3 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.4 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS92601BQPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	92601B	<b>Samples</b>
TPS92601QPWPRQ1	NRND	HTSSOP	PWP	20	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	92601	
TPS92602BQPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS92602B	<b>Samples</b>
TPS92602QPWPRQ1	NRND	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS92602	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92601BQPWPRQ1	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS92601QPWPRQ1	HTSSOP	PWP	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS92602BQPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS92602QPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92601BQPWRQ1	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS92601QPWRQ1	HTSSOP	PWP	20	3000	350.0	350.0	43.0
TPS92602BQPWRQ1	HTSSOP	PWP	28	2000	350.0	350.0	43.0
TPS92602QPWRQ1	HTSSOP	PWP	28	2000	350.0	350.0	43.0



## GENERIC PACKAGE VIEW


**PWP 28**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 9.7, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224765/B


PWP0028V



# PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4230409/A 01/2024

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT

PWP0028V

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0028V

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL  
 SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.29 X 6.28
0.125	2.94 X 5.62 (SHOWN)
0.15	2.68 X 5.13
0.175	2.48 X 4.75

4230409/A 01/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**PWP 20**

**HTSSOP - 1.2 mm max height**

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4224669/A

# MECHANICAL DATA

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA


## PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-53/AO 01/16


NOTE: A. All linear dimensions are in millimeters

 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



4207609-27/W 09/15

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated