

# TPSM843321 3.8V to 18V, 3A, Synchronous Buck Power Module With User Selectable Mode

#### 1 Features

- Configured for a wide range of applications
  - 3.8V to 18V input voltage range
  - 0.6V to 12V output voltage range
  - Up to 3A continuous output current
  - 0.6V ±1% reference voltage (–40°C to 125°C)
  - Low guiescent current of 28uA (typical)
  - 70ns, 114ns minimum switching on, off-time
  - 8us maximum switching on-time
  - 98% maximum duty cycle
- Ease of use and small design size
  - Peak current control mode with internal compensation
  - 200kHz to 2.2MHz selectable frequency
  - Synchronizable to an external clock (support phase shift): 200kHz to 2.2MHz
  - Selectable PFM / FCCM at light load condition
  - Selectable adjustable soft-start time / powergood indicator function
  - Good EMI performance with frequency spread spectrum and optimized pinout
  - Hiccup overcurrent (OC) limit for both high-side and low-side MOSFETs
  - Non-latched protections for overtemperature protection (OTP), overcurrent protection (OCP), overvoltage protection (OVP), undervoltage protection (UVP), and undervoltage lockout (UVLO)
  - Integrated bootstrap capacitor and inductor to support easy PCB layout
  - Operating junction temperature of –40°C to 125°C
  - 3.3mm × 4.5mm × 2mm QFN package
- Create a custom design with the TPSM843321 using the WEBENCH® Power Designer

# 2 Applications

- Medical and healthcare
- Test and measurement
- **Building automation**
- Wired networking, wireless infrastructure
- Distributed power systems with 5V and 12V input

## 3 Description


The TPSM843321 is a high-efficiency, high-power density, and easy-to-use, synchronous buck power module with high design flexibility. With operating input voltage ranging from 3.8V to 18V, the TPSM843321 is designed for systems powered from 5V, 12V power-bus rails. The device supports up to 3A continuous output current and 98% maximum duty cycle.

TPSM843321 uses fixed frequency peak current control with internal compensation for fast transient response and good line and load regulation. With the optimized internal loop compensation, the device eliminates the need for external compensation over a wide output voltage range and switching frequency.


### **Package Information**

PRT NUMBER	PRT NUMBER PACKAGE <sup>(1)</sup>	
TPSM843321	RCJ (QFN-FCMOD, 9)	3.3mm × 4.5mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.



#### Simplified Schematic



TPSM843321 Efficiency,  $V_{OUT} = 5V$ ,  $f_{SW} = 1000kHz$ , **FCCM** 



TPSM843321 allows high design flexibility with wide supported switching frequency of 200kHz – 2.2MHz set by the RT/SYNC pin. The device has the option for pulse frequency modulation (PFM), forced continuous conduction modulation (FCCM) at light load condition, and adjustable soft-start (SS) time / power-good (PG) indicator with different configuration of the MODE pin.

TPSM843321 provides protection functions including thermal shutdown, input undervoltage lockout, cycle-by-cycle current limit, and hiccup short-circuit protection. TPSM843321 is available in a 9-pin,  $3.3 \text{mm} \times 4.5 \text{mm}$ , QFN package, and the pinout is available for single-layer PCB layout. The junction temperature is specified from  $-40 \,^{\circ}\text{C}$  to  $125 \,^{\circ}\text{C}$ .



# **Table of Contents**

1 Features	1	7.1 Application Information	24
2 Applications		7.2 Typical Application	
3 Description		7.3 Best Design Practices	
4 Pin Configuration and Functions		7.4 Power Supply Recommendations	
5 Specifications	<mark>5</mark>	7.5 Layout	3 <sup>,</sup>
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	
5.2 ESD Ratings		8.1 Device Support	
5.3 Recommended Operating Conditions	<mark>5</mark>	8.2 Documentation Support	33
5.4 Thermal Information	<mark>5</mark>	8.3 Receiving Notification of Documentation Upd	ates3
5.5 Electrical Characteristics	<mark>6</mark>	8.4 Support Resources	33
5.6 Typical Characteristics	8	8.5 Trademarks	
6 Detailed Description		8.6 Electrostatic Discharge Caution	
6.1 Overview	11	8.7 Glossary	
6.2 Functional Block Diagram		9 Revision History	
6.3 Feature Description	13	10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes		Information	34
7 Application and Implementation	24		



# **4 Pin Configuration and Functions**




Figure 4-1. 9-Pin RCJ QFN-FCMOD, 3.3mm × 4.5mm Package (Top View)

**Table 4-1. Pin Functions** 

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	IYPE	DESCRIPTION
EN	1	А	Enable input to the converter. Driving EN high or leaving this pin floating enables the converter. An external resistor divider can be used to implement an adjustable $V_{\text{IN}}$ UVLO function.
FB	2	Α	Output feedback input. Connect FB to the tap of an external resistor divider from the output to GND to set output voltage.
GND	3	G	Ground pin. Connected to the source of the low-side FET as well as the ground pin for the controller circuit. Connect to system ground and the ground side of $C_{\text{IN}}$ and $C_{\text{OUT}}$ . The path to $C_{\text{IN}}$ must be as short as possible.
VOUT	4	Р	Output voltage. This pin is connected to the internal buck inductor. Connect the pin to the output load and connect external output capacitors between this pin and GND.
SW	5	Р	Switching node. Do not place any external component on this pin or connect to any signal. The amount of copper placed on this pin must be kept to a minimum to prevent issues with noise and EMI.
VIN	6	Р	Supply input pin to internal LDO and high-side FET. Input bypass capacitors must be directly connected to this pin and GND.
MODE	7	А	Mode selection pin in light load condition and Power-Good / Soft-Start function. See Mode Selection for details.
SS/PG	8	A	This pin can be a soft-start function or Power-Good function depending on the mode pin configuration. If the soft-start function is selected, an external capacitor connected from this pin to GND defines the rise time for the internal reference voltage. If the Power-Good function is selected, this pin is an open drain power-good indicator, which is asserted low if output voltage is out of PG threshold, overvoltage, or if the device is under thermal shutdown, EN shutdown, or during soft start.
RT/SYNC	9	А	Frequency select and external clock synchronization. A resistor to ground sets the switching frequency of the device. An external clock can also be applied to this pin to synchronize the switching frequency. See Section 6.3.5 for details.

(1) A = Analog, P = Power, G = Ground

# 5 Specifications

## 5.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to +125°C, unless otherwise noted<sup>(1)</sup>

-	erraea eperaning jameneri temperatare range er	,		
		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	20	
Input voltage	EN	-0.3	6	
	FB	-0.3	6	
	VOUT	-0.3	12	V
Output valtage	SS/PG	-0.3	6	
Output voltage	MODE	-0.3	6	
	RT/SYNC	-0.3	6	
Mechanical shock	Mil-STD-883D, Method 2002.3, 1ms, 1/2 sine, mounted		1500	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000Hz		20	G
TJ	Operating junction temperature <sup>(2)</sup>	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	125	O

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±3000	V
V <sub>(ESD)</sub>	Liectiostatic discriarge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±1000	v

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

Over the recommended operating junction temperature range of -40°C to +125°C, unless otherwise noted(1)

		MIN	NOM	MAX	UNIT
	V <sub>IN</sub>	3.8		18	
	EN	-0.1		5.5	
Input voltage	FB	-0.1		5.5	V
	SS/PG	-0.1		5.5	V
	MODE	-0.1		5.5	
Output voltage	V <sub>OUT</sub>	0.8		12	
Ouput current	Гоит	0		3	Α
Temperature	Operating junction temperature, T <sub>J</sub>	-40		125	°C

<sup>(1)</sup> The Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not specify specific performance limits. For compliant specifications, see the Electrical Characteristics.

#### 5.4 Thermal Information

THERMAL METRIC(1)		TPSM843321	UNIT	
		RCJ (QFN-FCMOD), 9 PINS	ONIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.2	°C/W	

<sup>(2)</sup> Operating at junction temperatures greater than 125°C, although possible, degrades the lifetime of the device.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



THERMAL METRIC <sup>(1)</sup>		TPSM843321	LIMIT
		RCJ (QFN-FCMOD), 9 PINS	UNIT
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	58.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	N/A	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	15.7	°C/W
R <sub>θJA_EVM</sub>	Junction-to-ambient thermal resistance on official EVM board	46	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note

## 5.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product. Typical values correspond to  $T_J = 25^{\circ}\text{C}$ ,  $V_{IN} = 12\text{V}$ . Minimum and maximum limits are based on  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = 3.8\text{V}$  to 18V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY (VIN PIN)					
V <sub>IN</sub>	Operation input voltage		3.8		18	V
	N	EN = 5V, V <sub>FB</sub> = 0.65V, V <sub>IN</sub> = 12V, PFM		28	34	
l <sub>Q</sub>	Nonswitching quiescent current	EN = 5V, V <sub>FB</sub> = 0.65V, V <sub>IN</sub> = 12V, FCCM		40	47	μA
I <sub>SHDN</sub>	Shutdown supply current	V <sub>EN</sub> = 0V, V <sub>IN</sub> = 12V		3	5.5	μΑ
		Rising threshold	3.4	3.6	3.8	V
$V_{IN\_UVLO}$	Input undervoltage lockout thresholds	Falling threshold	3.2	3.4	3.6	V
	- unesnous	Hysteresis		200		mV
ENABLE (E	N PIN)					
V <sub>EN_RISE</sub>	Enable threshold	Rising enable threshold		1.15	1.22	V
V <sub>EN_FALL</sub>	Disable threshold	Falling disable threshold	0.9	1		V
I <sub>p</sub>	EN pullup current	V <sub>EN</sub> = 1.0V		0.7		μA
I <sub>h</sub>	EN pullup hysteresis current			1.76		μA
VOLTAGE F	REFERENCE (FB PIN)					
		T <sub>J</sub> = 25°C	596	600	604	mV
$V_{FB}$	FB voltage	T <sub>J</sub> = 0°C to 85°C	595	600	605	mV
		$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	594	600	606	mV
I <sub>FB</sub>	Input leakage current	V <sub>IN</sub> = 12V, V <sub>FB</sub> = 0.8V, T <sub>J</sub> = 25°C			0.1	μΑ
CURRENT	LIMIT	·				
I <sub>HS_LIMIT</sub>	High-side MOSFET current limit	V <sub>IN</sub> = 12V	5.6	6.5	7.4	Α
I <sub>LS_LIMIT</sub>	Low-side MOSFET current limit	V <sub>IN</sub> = 12V	3.6	4.5	5.6	Α
I <sub>LS_NOC</sub>	Reverse current limit	V <sub>IN</sub> = 12V	2	3	4.2	Α
I <sub>PEAK_MIN</sub>	Minimum peak inductor current	V <sub>IN</sub> = 12V		1.2		Α
SOFT STAF	RT (SS PIN)					
I <sub>SS</sub>	Soft-start charge current		3.5	5.5	6.5	μΑ
T <sub>ss</sub>	Fixed internal soft-start time	Mode with PG function. Time from 0%V <sub>out</sub> -90%V <sub>out</sub>		3.6		ms
POWER GO	OOD (PG PIN)					



## 5.5 Electrical Characteristics (continued)

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product. Typical values correspond to  $T_J = 25^{\circ}\text{C}$ ,  $V_{IN} = 12\text{V}$ . Minimum and maximum limits are based on  $T_J = -40^{\circ}\text{C}$  to +125°C,  $V_{IN} = 3.8\text{V}$  to 18V, unless otherwise noted.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V <sub>FB</sub> falling, PG high to low		85%		
.,	DC threehold V managetage	V <sub>FB</sub> rising, PG low to high		90%		
$V_{PGTH}$	PG threshold, V <sub>FB</sub> percentage	V <sub>FB</sub> falling, PG low to high		107%		
		V <sub>FB</sub> rising, PG high to low		115%		
T <sub>PG R</sub>	PG delay time	PG from low to high		70		μs
 T <sub>PG_F</sub>	PG delay time	PG from high to low		13		μs
V <sub>IN_PG_VALID</sub>	Minimum V <sub>IN</sub> for valid PG output	Measured when PG < 0.5V with 100kΩ pullup to external 5V		2	2.5	V
V <sub>PG_OL</sub>	PG output low-level voltage	I <sub>PG</sub> = 0.5mA			0.3	V
I <sub>PG_LK</sub>	PG leakage current when open drain is high	V <sub>PG</sub> = 5.5V	-1		1	μA
OSCILLATO	R FREQUENCY (RT PIN)					
	Cuitabia a canta fua accessor	RT = floating	450	500	550	1411=
f <sub>SW</sub> S	Switching center frequency	RT = GND	870	1000	1130	kHz
V <sub>SYNC_HI</sub>	SYNC clock high level threshold		1.7			V
V <sub>SYNC_LO</sub>	SYNC clock low level threshold				0.9	V
t <sub>ON_MIN</sub> (1)	Minimum ON pulse width			70		ns
t <sub>OFF_MIN</sub> (1)	Minimum OFF pulse width			114		ns
t <sub>on_max</sub> (1)	Maximum ON pulse width			8		μs
OUTPUT OV	ERVOLTAGE AND UNDERVOLTAGE	PROTECTION				
V <sub>OVP</sub>	Output OVP threshold	OVP detect (L→H)	112%	115%	118%	
VOVP	Output OVI tillesillolu	Hysteresis		8%		
V <sub>UVP</sub>	Output UVP threshold	UVP detect (H→L)		65%		
* UVP	- Capat CVI tilicolloid	Hysteresis		6%		
t <sub>hiccup_ON</sub>	UV hiccup ON time before entering hiccup mode after soft start ends			256		μs
t <sub>hiccup_OFF</sub>	UV hiccup OFF time before restart			9.8		cycles
THERMAL S	HUTDOWN					
T <sub>SHDN</sub> <sup>(1)</sup>	Thermal shutdown threshold	Shutdown temperature		165		°C
T <sub>HYS</sub> <sup>(1)</sup>		Hysteresis		30		°C
	ECTRUM FREQUENCY					
f <sub>m</sub> <sup>(1)</sup>	Modulation frequency			10		kHz
f <sub>spread</sub>	Internal spread oscillator frequency			±8%		

<sup>(1)</sup> Not production tested, specified by design.



## 5.6 Typical Characteristics


 $T_J = -40$ °C to 125°C,  $V_{IN} = 12V$ , unless otherwise noted.





# 5.6 Typical Characteristics (continued)


 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12V, unless otherwise noted.





# **5.6 Typical Characteristics (continued)**

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12V, unless otherwise noted.





# **6 Detailed Description**

## 6.1 Overview

The TPSM843321 is a high-efficiency, high-voltage input, and easy-to-use, synchronous buck power module with high design flexibility. With the wide operating input voltage range of 3.8V to 18V, the TPSM843321 is designed for systems powered from 5V, 12V power-bus rails. The device supports up to 3A continuous output current and 98% maximum duty cycle.

TPSM843321 uses peak current mode control with internal compensation for fast transient response and good line and load regulation. With the internal adaptive loop adjustment, the device eliminates the need for external compensation over a wide output voltage range and switching frequency. The integrated boostcap and the related circuit helps achieve single layer PCB and further reduce the external component count.

With different configuration of MODE pin, the device has option for pulse frequency modulation (PFM), forced continuous current modulation (FCCM) at light load condition and adjustable soft-start time / power-good indicator. When working at PFM mode, the device can attain high efficiency at light load. The FCCM mode helps TPSM843321 have low output ripple in all load conditions. A small value capacitor or resistor divider is connected to the SS/PG pin for soft-start time setting or voltage tracking when the device is set to have SS function. When PG function is selected, the device can indicate power good through the SS/PG pin.

The EN pin has an internal pullup current that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pullup current.

The switching frequency can be set by the configuration of the RT/SYNC pin in the range of 200kHz to 2.2MHz, which allows for efficiency and design size optimization when selecting the output filter components. The frequency spread spectrum feature helps the device lower down EMI noise.

TPSM843321 has the on-time extension function with a maximum on time of 8µs (typical). During low dropout operation, the high-side MOSFET can turn on up to 8µs, then the high-side MOSFET turns off and the low-side MOSFET turns on with a minimum off time of 114ns (typical). The devices support the maximum 98% duty cycle.


Cycle-by-cycle current limiting on the high-side MOSFET protects the device in overload situations and is enhanced by a low-side sourcing current limit, which prevents current runaway. The TPSM843321 provides output undervoltage protection (UVP) when the regulated output voltage is lower than 65% of the nominal voltage due to overcurrent being triggered, approximately 256µs (typical) deglitch time later, both the high-side and low-side MOSFET turn off, the device steps into hiccup mode.

The devices minimize excessive output overvoltage transient by taking advantage of the overvoltage comparator. When the regulated output voltage is greater than 115% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and keep off until the output voltage is lower than 104%.

Thermal shutdown disables the devices when the die temperature,  $T_J$ , exceeds 165°C and enables the devices again after  $T_J$  decreases below the hysteresis amount of 30°C.



# **6.2 Functional Block Diagram**





## 6.3 Feature Description

## 6.3.1 Fixed Frequency Peak Current Mode

The following operation description of the TPSM843321 refers to the functional block diagram and to the waveforms in Figure 6-1. The TPSM843321 is a synchronous buck converter with integrated high-side (HS) and low-side (LS) MOSFETs (synchronous rectifier). The TPSM843321 supplies a regulated output voltage by turning on the HS and LS NMOS switches with controlled duty cycle. During high-side switch on time, the SW pin voltage swings up to approximately VIN, and the inductor current, iL, increases with linear slope (VIN – VOUT) / L. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the low-side switch with a slope of –VOUT / L. The control parameter of a buck converter is defined as Duty Cycle D =  $t_{\rm ON}$  /  $t_{\rm SW}$ , where  $t_{\rm ON}$  is the high-side switch on time and  $t_{\rm SW}$  is the switching period. The converter control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D = VOUT / VIN.




Figure 6-1. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The TPSM843321 employs the fixed-frequency peak current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the HS switch and compared to the peak current threshold to control the on time of the HS switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes design easy, and provides stable operation with almost any combination of output capacitors.

#### 6.3.2 Mode Selection

With different configuration of the MODE pin, the device is featured with selectable PFM/FCCM at light load, adjustable soft-start time function / power good indicator function for SS/PG pin and user-selectable spread spectrum feature for EMI enhancement. Table shows different MODE pin configurations, TI recommends using 1% tolerance resistors with a low temperature coefficient for MODE selection.

Recommended Mode Resistor, $k\Omega$	Operation in Light Load	Function of SS/PG Pin	Frequency Spread Spectrum Fss
< 4kΩ, short	PFM	SS	Yes
18kΩ	PFM	PG	Yes
180kΩ	FCCM	SS	Yes
330kΩ	FCCM	PG	Yes
680kΩ	FCCM	SS	No
> 1.3MΩ, floating	FCCM	PG	No

#### 6.3.3 Voltage Reference

The internal reference voltage,  $V_{REF}$ , is designed at 0.6V (typical). The negative feedback system of converter produces a precise  $\pm 1\%$  feedback voltage,  $V_{FB}$ , over full temperature by scaling the output of a temperature-stable internal band-gap circuit.

## 6.3.4 Output Voltage Setting

A precision 0.6V reference voltage,  $V_{REF}$ , is used to maintain a tightly regulated output voltage over the entire operating temperature range. The output voltage is set by a resistor divider from the output voltage to the FB pin. TI recommends using 1% tolerance resistors with a low temperature coefficient for the FB divider. Select the bottom-side resistor,  $R_{FBB}$ , for the desired divider current and use Equation 1 to calculate the top-side resistor,  $R_{FBT}$ . Lower  $R_{FBB}$  increases the divider current and reduces efficiency at very light load. Larger  $R_{FBB}$  makes the FB voltage more susceptible to noise, so larger  $R_{FBB}$  values require a more carefully designed feedback path on the PCB. TI recommends setting  $R_{FBB} = 10 k\Omega$  and  $R_{FBT}$  in the range of  $10 k\Omega$  to  $300 k\Omega$  for most applications.

The tolerance and temperature variation of the resistor dividers affect the output voltage regulation.




Figure 6-2. Output Voltage Setting

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB} \tag{1}$$

#### where

- V<sub>REF</sub> is the 0.6V (the internal reference voltage).
- $R_{FBB}$  is  $10k\Omega$  (recommended).

## 6.3.5 Switching Frequency Selection, Synchronization

TPSM843321 can work under RT mode and SYNC mode by different configuration of the RT/SYNC pin. In RT mode, the switching frequency of TPSM843321 can be set with RT selection programming. Table 6-2 shows the RT selection programming. When RT is floating or connected to GND, the condition of this input is detected when the device is first enabled. After the converter is running, the switching frequency selection is fixed and cannot be changed until the next power-on cycle or EN toggle. When RT is connected with resistor, the switching frequency can be set between 200kHz and 2200kHz using the following equation.



$$R_T = \frac{44500}{f_{SW}} - 2 \tag{2}$$

#### where

- RT is the value of RT timing resistor in kΩ.
- f<sub>SW</sub> is the switching frequency in kHz.

RT / SYNC Pin	Resistance	Switching Frequency
Floating	85kΩ	500kHz
GND	40kΩ	1000kHz
Resistor	18kΩ to 220kΩ	200kHz to 2200kHz

There are four cases where the switching frequency does not conform to the condition set by the RT/SYNC pin:

- Light load operation (PFM mode)
- Low dropout operation
- · Minimum on-time operation
- Current limit tripped

Under all of these cases, the switching frequency folds back, meaning the switching frequency is less than that programmed by the RT/SYNC pin. During these conditions, the output voltage remains in regulation, except for current limit operation.

An internal Phase Locked Loop (PLL) has been implemented to allow synchronization from 200kHz to 2200kHz, and to easily switch from RT mode to SYNC mode. To implement the synchronization feature, connect a square wave clock signal to the RT/SYNC pin with a on time >= 100ns. The clock signal amplitude must transition lower than 0.9V and higher than 1.7V.

In applications where both RT mode and SYNC mode are needed, an RC circuit as shown in Figure 6-3 can be used to interface the RT/SYNC pin but the capacitive load slows down the transition back to RT mode. The RT/SYNC pin must not be left connect to GND / floating and 100pF capacitor is recommended. When using the series RC circuit, verify the amplitude of the signal at the RT/SYNC pin must transition lower than 0.9V and higher than 1.7V.




Figure 6-3. SYNC Mode Configuration

#### Note

- If SYNC is active before start-up, TPSM843321 works in SYNC clock.
- If SYNC not active before start-up, TPSM843321 works at default clock (based on RT resistor). When SYNC clock active, TPSM843321 works in SYNC mode.
  - If SYNC clock is out of range (200kHz to approximately 2.2MHz), TPSM843321 works at the end frequency (200kHz, 2.2MHz).
  - SYNC clock is not locked during operation.



The switching frequency must be selected based on the output voltage setting of the device. See Table 6-3 for the allowable output voltage range for a given switching frequency with common input voltages

	V <sub>IN</sub>	= 5V	V <sub>IN</sub> = 12V V <sub>OUT</sub> RANGE (V)			
F <sub>SW</sub> (kHz)	V <sub>OUT</sub> RA	ANGE (V)				
	MIN	MAX	MIN	MAX		
200	0.6	4.5	0.6	1.2		
400	0.6	4	0.6	2		
600	1	4	0.9	3.3		
800	1.5	3.5	1.2	9		
1000	2	3	1.8	9		
1200	N/A	N/A	2	9		
1400	N/A	N/A	2.5	9		
1600	N/A	N/A	3	9		
1800	N/A	N/A	3.3	9		
2000	N/A	N/A	4	9		
2200	N/A	N/A	4.5	9		

#### 6.3.6 Phase Shift

When the TPSM843321 works in FCCM mode with SYNC to external clock, the phase shift function can be activated by adding a capacitor connect to the MODE pin, as is shown in Figure 6-4. When the phase shift function is disabled, let the capacitor float. The phase shift function is designed to reduce the input ripple and improve EMI performance for multi-rails, where step-down converters share the same input. Figure 6-5 shows how phase shift reduces input ripple with three buck converters sharing the same input. Calculate the capacitor value using Equation 3, where  $C_{MODE}$  is the MODE capacitor,  $\theta$  is the degree of phase shift. Table 6-4 shows the typical capacitor value for the phase shift configuration.




Figure 6-4. Phase Shift Operation Schematic






Figure 6-5. Phase Shift Operation Application

Recommended Mode Capacitor, pF Phase Shift, Degree 47pF 90° 68pF 120° 120pF 180° 180pF 270°

Table 6-4. Phase Shift Configuration

#### 6.3.7 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage exceeds the enable threshold voltage, V<sub>EN RISE</sub>, the TPSM843321 begins operation. If the EN pin voltage is pulled below the disable threshold voltage,  $V_{EN}$  FALL, the converter stops switching and enters shutdown mode.

The EN pin has an internal pullup current source, which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, use an open-drain or open-collector or GPIO output logic to interface with the pin.

The TPSM843321 implements internal undervoltage lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal V<sub>IN UVLO</sub> threshold. The internal V<sub>IN UVLO</sub> threshold has a hysteresis of typical 200mV. If an application requires a higher UVLO threshold on the VIN pin, the EN pin can be configured as shown in Figure 6-6. When using the external UVLO function, TI recommends setting the hysteresis at a value greater than 500mV.

The EN pin has a small pullup current, Ip, which sets the default state of the EN pin to enable when no external components are connected. The pullup hysteresis current, Ih, is used to control the hysteresis voltage for the UVLO function when the EN pin voltage crosses the enable threshold. Use Equation 4 and Equation 5 to calculate the values of R1 and R2 for a specified UVLO threshold. After R1 and R2 are settled down, V<sub>EN</sub> can be calculated by Equation 6, which must be lower than 5.5V with the maximum V<sub>IN</sub>.




Figure 6-6. Adjustable V<sub>IN</sub> Undervoltage Lockout

$$R_{1} = \frac{V_{START} \times \frac{V_{EN\_FALL}}{V_{EN\_RISE}} - V_{STOP}}{I_{p} \times \left(1 - \frac{V_{EN\_FALL}}{V_{FN\_RISE}}\right) + I_{h}} \tag{4}$$

$$R_2 = \frac{R_1 \times V_{EN\_FALL}}{V_{STOP} - V_{EN\_FALL} + R_1 \times (I_p + I_h)}$$

$$\tag{5}$$

$$V_{EN} = \frac{R_2 \times V_{IN} + R_1 \times R_2 \times (I_p + I_h)}{R_1 + R_2}$$
 (6)

#### where

- I<sub>p</sub> is 0.7μA.
- I<sub>h</sub> is 1.76μA.
- V<sub>EN FALL</sub> is 1V.
- V<sub>EN RISE</sub> is 1.15V.
- V<sub>START</sub> is the input voltage enabling the device.
- V<sub>STOP</sub> is the input voltage disabling the device.

#### 6.3.8 External Soft Start and Prebiased Soft Start

When the TPSM843321 is configured to the SS function by the MODE pin, the SS/PG pin of TPSM843321 is used to minimize inrush current when driving capacitive load. The devices use the lower voltage of the internal voltage reference,  $V_{REF}$ , or the SS/PG pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS/PG pin to ground implements a soft-start time. The device has an internal pullup current source that charges the external soft-start capacitor. Use the following equation to calculate the soft-start time ( $t_{SS}$ , 0% to 100%) and soft-start capacitor ( $C_{SS}$ ).

$$t_{SS} = \frac{C_{SS} \times V_{REF}}{I_{SS}} \tag{7}$$

#### where

- V<sub>REF</sub> is 0.6V (the internal reference voltage).
- I<sub>SS</sub> is 5.5µA (typical), the internal pullup current.

If the output capacitor is prebiased at start-up, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage, V<sub>FB</sub>. This scheme makes sure that the converters ramp up smoothly into regulation point. A resistor divider connected to the SS/PG pin can implement voltage tracking of the other power rail.

#### 6.3.9 Power Good

When the TPSM843321 is configured to the PG function, the SS/PG pin is used to indicate whether the output voltage has reached the appropriate level or not. The PG signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage below 5.5V. TI recommends a pullup resistor of  $10k\Omega - 100k\Omega$ . The device can sink approximately 4mA of current and maintain the specified logic low level. After the FB pin voltage is between 90% and 107% of the internal reference voltage ( $V_{REF}$ ) and after a deglitch time of 70µs, the PG turns to high impedance status. The PG pin is pulled low after a deglitch time of 13µs when FB pin voltage is lower than 85% of the internal reference voltage or greater than 115% of the internal reference voltage, or in events of thermal shutdown, EN shutdown, or UVLO conditions. VIN must remain present for the PG pin to stay low.

**PG Logic Status Device State High Impedance** Low V<sub>FB</sub> does not trigger V<sub>PGTH</sub> Enable (EN = High)  $\sqrt{}$ V<sub>FB</sub> triggers V<sub>PGTH</sub> Shutdown (EN = Low)  $\sqrt{}$  $\sqrt{}$ **UVLO**  $2.5V < V_{IN} < V_{UVLO}$  $T_J > T_{SD}$  $\sqrt{}$ Thermal shutdown  $V_{IN} < 2.5V$ Power supply removal  $\sqrt{}$ 

Table 6-5. PG Status

## 6.3.10 Minimum On Time, Minimum Off Time, and Frequency Foldback

Minimum on time  $(t_{ON\_MIN})$  is the smallest duration of time that the high-side switch can be on.  $t_{ON\_MIN}$  is typically 70ns in the TPSM843321. Minimum off time  $(t_{OFF\_MIN})$  is the smallest duration that the high-side switch can be off.  $t_{OFF\_MIN}$  is typically 114ns. In CCM operation,  $t_{ON\_MIN}$ , and  $t_{OFF\_MIN}$ , limit the voltage conversion range without switching frequency foldback.

The minimum duty cycle without frequency foldback allowed is:

$$D_{MIN} = t_{ON\ MIN} \times f_{SW} \tag{8}$$

The maximum duty cycle without frequency foldback allowed is:

$$D_{MAX} = 1 - t_{ON\ MIN} \times f_{SW} \tag{9}$$

Given a required output voltage, the maximum V<sub>IN</sub> without frequency foldback is:

$$V_{IN\_MAX} = \frac{V_{OUT}}{t_{ON\_MIN} \times f_{SW}} \tag{10}$$

The minimum V<sub>IN</sub> without frequency foldback is:

$$V_{IN\_MIN} = \frac{V_{OUT}}{1 - t_{ON\_MIN} \times f_{SW}} \tag{11}$$

In TPSM843321, a frequency foldback scheme is employed after  $t_{\text{ON\_MIN}}$  or  $t_{\text{OFF\_MIN}}$  is triggered, which can extend the maximum duty cycle or lower the minimum duty cycle.

The on time decreases while  $V_{IN}$  voltage increases. After the on time decreases to  $t_{ON\_MIN}$ , the switching frequency starts to decrease while  $V_{IN}$  continues to go up, which lowers the duty cycle further to keep  $V_{OUT}$  in regulation according to Equation 8.

The frequency foldback scheme also works after larger duty cycle is needed under low  $V_{IN}$  condition. The frequency decreases after the device hits the  $t_{OFF\ MIN}$ , which extends the maximum duty cycle according to

Equation 9. A wide range of frequency foldback allows the TPSM843321 output voltage to stay in regulation with a much lower supply voltage  $V_{IN}$ , which allows a lower effective dropout. With frequency foldback,  $V_{IN\_MAX}$  is raised, and  $V_{IN\_MIN}$  is lowered by decreased  $f_{SW}$ .

## 6.3.11 Frequency Spread Spectrum

To reduce EMI, the TPSM843321 introduces frequency spread spectrum. The jittering span is typically  $\Delta fc = \pm 8\%$  of the switching frequency with the modulation frequency of 10kHz. The purpose of spread spectrum is to eliminate peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. Figure 6-7 shows the frequency spread spectrum modulation. Figure 6-8 shows the energy is spread out at the center frequency,  $f_c$ .




Figure 6-7. Frequency Spread Spectrum Diagram




Figure 6-8. Energy vs Frequency

#### 6.3.12 Overvoltage Protection

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. The OVP feature minimizes the overshoot by comparing the FB pin voltage to the OVP threshold. If the FB pin voltage is greater than the OVP threshold of 115%, the high-side MOSFET is turned off, which prevents current from flowing to the output and minimizes output overshoot. When the FB pin voltage drops lower than the OVP threshold minus hysteresis, the high-side MOSFET is allowed to turn on at the next clock cycle. This function is a non-latch operation.

### 6.3.13 Overcurrent and Undervoltage Protection

The TPSM843321 incorporates both peak and valley inductor current limits to provide protection to the device from overloads and short circuits and limit the maximum output current. Valley current limit prevents inductor

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

current runaway during short circuits on the output, while both peak and valley limits work together to limit the maximum output current of the converter. Hiccup mode is also incorporated for sustained short circuits.

The high-side switch current is sensed when turned on after a set blanking time ( $t_{ON\_MIN}$ ), the peak current of high-side switch is limited by the peak current threshold,  $I_{HS\_LIMIT}$ . The current going through low-side switch is also sensed and monitored. When the low-side switch turns on, the inductor current begins to ramp down.

As the device is overloaded, a point is reached where the valley of the inductor current cannot reach below  $I_{LS\_LIMIT}$  before the next clock cycle, then the low-side switch is kept on until the inductor current ramps below the valley current threshold,  $I_{LS\_LIMIT}$ , then the low-side switch is turned off and the high-side switch is turned on after a dead time. When this action occurs, the valley current limit control skips that cycle, causing the switching frequency to drop. Further overload causes the switching frequency to continue to drop, but the output voltage remains in regulation. As the overload is increased, both the inductor current ripple and peak current increase until the high-side current limit,  $I_{HS\_LIMIT}$ , is reached. When this limit is tripped, the switch duty cycle is reduced and the output voltage falls out of regulation. This action represents the maximum output current from the converter and is given approximately by Equation 12. The output voltage and switching frequency continue to drop as the device moves deeper into overload while the output current remains at approximately  $I_{OMAX}$ . There is another situation, if the inductor ripple current is large, the high-side current limit can be tripped before the low-side limit is reached. In this case, Equation 13 gives the approximate maximum output current.

$$I_{OMAX} \approx \frac{I_{HS\_LIMIT} + I_{LS\_LIMIT}}{2} \tag{12}$$

$$I_{OMAX} \approx I_{HS\_LIMIT} - \frac{(V_{IN} - V_{OUT})}{2 \times L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$
(13)

Furthermore, if a severe overload or short circuit causes the FB voltage to fall below the  $V_{UVP}$  threshold, 65% of the  $V_{REF}$ , and triggering current limit, and the condition occurs for more than the hiccup on time (typical 256µs), the converter enters hiccup mode. In this mode, the device stops switching for hiccup off time, 10.5 ×  $t_{SS}$ , and then goes to a normal restart with soft-start time. If the overload or short-circuit condition remains, the device runs in current limit and then shuts down again. This cycle repeats as long as the overload or short-circuit condition persists. This mode of operation reduces the temperature rise of the device during a sustained overload or short circuit condition on the output. After the output short is removed, the output voltage recovers normally to the regulated value.

For FCCM version, the inductor current is allowed to go negative. When this current exceed the LS negative current limit  $I_{LS\_NEG}$ , the LS switch is turned off and HS switch is turned on immediately, which is used to protect the LS switch from excessive negative current.

#### 6.3.14 Thermal Shutdown

The junction temperature  $(T_J)$  of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds 165°C (typical), the device goes into thermal shutdown, both the high-side and low-side power FETs are turned off. When  $T_J$  decreases below the hysteresis amount of 30°C (typical), the converter resumes normal operation, beginning with a soft start.

#### 6.4 Device Functional Modes

#### 6.4.1 Modes Overview

The TPSM843321 moves between CCM, DCM, PFM, and FCCM mode as the load changes. Depending on the load current, the TPSM843321 is in one of the following modes:

- Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple
- Discontinuous conduction mode (DCM) with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation
- · Pulse frequency modulation mode (PFM) when switching frequency is decreased at very light load
- Forced continuous conduction mode (FCCM) with fixed switching frequency even at light load



### 6.4.2 Heavy Load Operation

The TPSM843321 operates in continuous conduction mode (CCM) when the load current is higher than half of the peak-to-peak inductor current. In CCM operation, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. Regulating the output voltage provides excellent line and load regulation and minimum output voltage ripple, and the maximum continuous output current of 3A can be supplied by the TPSM843321.

## 6.4.3 Pulse Frequency Modulation

The TPSM843321 is designed to operate in pulse frequency modulation (PFM) mode at light load currents to boost light load efficiency when MODE pin is configured to PFM mode.

When the load current is lower than half of the peak-to-peak inductor current in CCM, the devices operate in discontinuous conduction mode (DCM). In DCM operation, the low-side switch is turned off when the inductor current drops to  $I_{LS\_ZC}$  to improve efficiency. Both switching losses and conduction losses are reduced in DCM, compared to forced CCM operation at light load.

At even lighter current load, pulse frequency modulation (PFM) mode is activated to maintain high-efficiency operation. When either the minimum high-side switch on time,  $t_{\text{ON\_MIN}}$ , or the minimum peak inductor current  $l_{\text{PEAK\_MIN}}$  is reached, the switching frequency decreases to maintain regulation. In PFM mode, the switching frequency is decreased by the control loop to maintain output voltage regulation when load current reduces. Switching loss is further reduced in PFM operation due to less frequent switching actions. Because the integrated current comparator catches the peak inductor current only, the average load current entering PFM mode varies with the applications and external output LC filters.

In PFM mode, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst depends on how long the feedback voltage takes to catch  $V_{REF}$ . The periodicity of these bursts is adjusted to regulate the output, while zero current crossing detection turns off the low-side MOSFET to maximize efficiency. This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads.

#### 6.4.4 Forced Continuous Conduction Modulation

When the TPSM843321 is configured to operate in FCCM under light load conditions, the switching frequency is maintained at a constant level over the entire load range, which is an excellent choice for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load. For some audio application, this mode can help avoid switching frequency drop into audible range that can introduce some "noise".

#### 6.4.5 Dropout Operation

The dropout performance of any buck converter is affected by the R<sub>DSON</sub> of the power MOSFETs, the DC resistance of the inductor, and the maximum duty cycle that the controller can achieve. As the input voltage level approaches the output voltage, the off time of the high-side MOSFET starts to approach the minimum value. Beyond this point, the switching frequency becomes erratic and the output voltage can fall out of regulation. To avoid this problem, the TPSM843321 automatically reduces the switching frequency (on-time extension function) to increase the effective duty cycle and maintain in regulation until the switching frequency reach to the lowest limit.

### 6.4.6 Minimum On-Time Operation

Every switching converter has a minimum controllable on time dictated by the inherent delays and blanking times associated with the control circuits, which imposes a minimum switch duty cycle and, therefore, a minimum conversion ratio. The constraint is encountered at high input voltages and low output voltages. To help extend the minimum controllable duty cycle, the TPSM843321 automatically reduces the switching frequency when the minimum on-time limit is reached. This way, the converter can regulate the lowest programmable output voltage at the maximum input voltage. Use Equation 14 to find an estimate for the approximate input voltage for a given output voltage before frequency foldback occurs. The values of ton Min and form the inherent delays and blanking times associated by the inherent delays and blanking times as minimum switch duty cycle and, therefore, a minimum conversion ratio.

Submit Document Feedback



$$V_{IN} \le \frac{V_{OUT}}{t_{ON\_MIN} \times f_{SW}} \tag{14}$$

As the input voltage is increased, the switch on time (duty-cycle) reduces to regulate the output voltage. When the on time reaches the minimum on time,  $t_{ON\_MIN}$ , the switching frequency drops while the on time remains fixed.

## 6.4.7 Shutdown Mode

The EN pin provides electrical ON and OFF control for the device. When  $V_{EN}$  is below typical 1.15V, the TPSM843321 is in shutdown mode. The device also employs VIN UVLO protection. If  $V_{IN}$  voltage is below the respective UVLO level, the converter is turned off too.



# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

The TPSM843321 device is typically used as a step-down module, which converts an input voltage from 5V to 18V to output voltage of 5V.

# 7.2 Typical Application

The application schematic of the following figure was developed to meet the requirements of the device. This circuit is available as the TPSM843321EVM evaluation module. The design procedure is given in this section.




Figure 7-1. TPSM843321 5V Output, 3A Reference Design

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.2.1 Design Requirements

The following table shows the design parameters for this application.

Table 7-1. Design Parameters

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		5.5	12	18	V
V <sub>OUT</sub>	Output voltage			5		V
I <sub>OUT</sub>	Output current rating			3		Α
V <sub>IN(ripple)</sub>	Input ripple voltage			400		mV
V <sub>OUT(ripple)</sub>	Output ripple voltage			30		mV
F <sub>SW</sub>	Switching frequency	RT = floating		1000		kHz
t <sub>SS</sub>	Soft-start time	C <sub>SS</sub> = 33nF		3.6		mS
T <sub>A</sub>	Ambient temperature			25		°C

## 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Custom Design With WEBENCH® Tools

Create a custom design with the TPSM843321 using the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 7.2.2.2 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends using 1% tolerance or better divider resistors. Referring to the application schematic of Figure 7-1, start with  $30k\Omega$  for R5 and use Equation 15 to calculate R4 =  $220k\Omega$ . To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the converter is more susceptible to noise and voltage errors from the FB input leakage current are noticeable.

$$R_4 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_5 \tag{15}$$

#### 7.2.2.3 Choosing Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall design size. Higher switching frequency allows the use of smaller inductors and output capacitors, and hence, a more compact design. However, lower switching frequency implies reduced switching losses and usually results in higher system efficiency, so the 1000kHz switching frequency was chosen for this example, use  $0\Omega$  for R6.

Please note the switching frequency is also limited by the following as mentioned in Section 6.3.10:

- Minimum on time of the integrated power switch
- Input voltage
- Output voltage
- · Frequency shift limitation

#### 7.2.2.4 Soft-Start Capacitor Selection

The large  $C_{SS}$  can reduce inrush current when driving large capacitive load. 33nF is chosen for C6, which sets the soft-start time,  $t_{SS}$ , to approximately 4ms.

#### 7.2.2.5 Output Capacitor Selection

The device is designed to be used with a wide variety of LC filters, so using as little output capacitance as possible to keep cost and size down is desired. Choose the output capacitance,  $C_{OUT}$ , with care because the output capacitance directly affects the following specifications:

- · Steady state output voltage ripple
- Loop stability
- Output voltage overshoot and undershoot during load current transient

The output voltage ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance (ESR) of the output capacitors:

$$\Delta V_{OUT\ ESR} = \Delta I_L \times ESR = K \times I_{OUT} \times ESR \tag{16}$$

The other is caused by the inductor current ripple charging and discharging the output capacitors:

$$\Delta V_{OUT\_C} = \frac{\Delta I_L}{8 \times f_{SW} \times C_{OUT}} = \frac{K \times I_{OUT}}{8 \times f_{SW} \times C_{OUT}}$$
(17)

where

K is the ripple ratio of the inductor current ( $\Delta I_L / I_{OUT\ MAX}$ ).

The two components in the voltage ripple are not in phase, so the actual peak-to-peak ripple is smaller than the sum of the two peaks.

Output capacitance is usually limited by the load transient requirements rather than the output voltage ripple if the system requires tight voltage regulation with presence of large current steps and fast slew rate. When a large load step happens, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The control loop of the converter usually needs eight or more clock cycles to regulate the inductor current equal to the new load level. The output capacitance must be large enough to supply the current difference for about eight clock cycles to maintain the output voltage within the specified range. Equation 18 shows the minimum output capacitance needed for specified V<sub>OUT</sub> overshoot and undershoot.

$$C_{OUT} > \frac{1}{2} \times \frac{\Delta I_{OUT}}{\Delta V_{OUT\_SHOOT}} \left( \frac{6}{f_{SW}} - \frac{1}{SR_{\Delta I_{OUT}}} \right)$$
 (18)

where

- D is V<sub>OUT</sub> / V<sub>IN</sub>, duty cycle of steady state.
- ΔV<sub>OUT SHOOT</sub> is the output voltage change.
- ΔI<sub>OUT</sub> is the output current change.
- SR<sub>ΔIOUT</sub> is the slew rate of output current change

For this design example, the target output ripple is 30mV. Presuppose  $\Delta V_{\text{OUT\_ESR}} = \Delta V_{\text{OUT\_C}} = 30\text{mV}$  and use K = 0.6. Equation 16 yields ESR no larger than  $16.7\text{m}\Omega$  and Equation 17 yields  $C_{\text{OUT}}$  no smaller than  $7.5\mu\text{F}$ . For the overshoot and undershoot limitation of this design,  $\Delta V_{\text{OUT\_SHOOT}} < 5\% \times V_{\text{OUT}} = 250\text{mV}$  for an output current step of  $\Delta I_{\text{OUT}} = 2.4\text{A}$  with  $SR_{\Delta I\text{OUT}} = 0.8\text{A}/\mu\text{s}$ .  $C_{\text{OUT}}$  is calculated to be no smaller than  $38\mu\text{F}$  by Equation 18. In summary, the most stringent criterion for the output capacitor is  $22.8\mu\text{F}$ . By considering the ceramic capacitor has DC bias derating, the input capacitor can be achieved with a bank of  $2 \times 22\mu\text{F}$ , 35V, ceramic capacitor C3216X5R1V226M160AC in the 1206 case size.

More output capacitors can be used to improve the load transient response. Ceramic capacitors can easily meet the minimum ESR requirements. In some cases, an aluminum electrolytic capacitor can be placed in parallel with the ceramics to build up the required value of capacitance. When using a mixture of aluminum and ceramic capacitors, use the minimum recommended value of ceramics and add aluminum electrolytic capacitors as needed.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can reduce high frequency noise. Small case size ceramic capacitors in the range of 1nF to 100nF can help reduce spikes on the output caused by inductor and board parasitics.

#### 7.2.2.6 Input Capacitor Selection

The TPSM843321 device requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The typical recommended value for the decoupling capacitor is 10µF, and TI recommends an additional 0.1µF capacitor from the VIN pin to ground to provide high frequency filtering.

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. TI recommends X5R and X7R ceramic dielectrics because X5R and X7R ceramic dielectrics have a high capacitance-to-volume ratio and are fairly stable over temperature. The capacitor must also be selected with the DC bias taken into account. The effective capacitance value decreases as the DC bias increases.

The capacitor voltage rating must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple. Use the following equation to calculate the input ripple current.

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN\_MIN}}} \times \frac{V_{IN\_MIN} - V_{OUT}}{V_{IN\_MIN}}$$
(19)

Use the following equation to calculate the input voltage ripple.

$$\Delta V_{IN} = \frac{I_{OUT\_MAX} \times 0.25}{f_{SW} \times C_{IN}} + \left(I_{OUT\_MAX} \times R_{ESR\_MAX}\right)$$
(20)

where

 $R_{\text{ESR\_MAX}}$  is the maximum series resistance of the input capacitor, which is approximately  $1m\Omega$  of three capacitors in parallel.

#### 7.2.2.7 Feedforward Capacitor CFF Selection

In some cases, a feedforward capacitor can be used across  $R_{FBT}$  to improve the load transient response or improve the loop phase margin. This statement is especially true when values of  $R_{FBT} > 100 k\Omega$  are used. Large values of  $R_{FBT}$  in combination with the parasitic capacitance at the FB pin can create a small signal pole that interferes with the loop stability. A  $C_{FF}$  helps mitigate this effect. Use lower values to determine if any advantage is gained by the use of a  $C_{FF}$  capacitor.

The Optimizing Transient Response of Internally Compensated DC-DC Converters With Feedforward Capacitor application note is helpful when experimenting with a feedforward capacitor.

For this example design, a 22pF capacitor C7 can be mounted to boost load transient performance.

#### 7.2.2.8 Maximum Ambient Temperature

As with any power conversion device, the TPSM843321 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T<sub>J</sub>) is a function of the following:

- Ambient temperature
- Power loss
- Effective thermal resistance, R<sub>0JA</sub>, of the device
- PCB combination



The maximum internal die temperature must be limited to  $150^{\circ}$ C. This limit establishes a limit on the maximum device power dissipation and, therefore, the load current. Equation 21 shows the relationships between the important parameters. Seeing that larger ambient temperatures ( $T_A$ ) and larger values of  $R_{\theta JA}$  reduce the maximum available output current is easy. The converter efficiency can be estimated by using the curves provided in this data sheet. Note that these curves include the power loss in the inductor. If the desired operating conditions cannot be found in one of the curves, then interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of  $R_{\theta JA}$  is more difficult to estimate. As stated in the Semiconductor and IC Package Thermal Metrics application note, the value of  $R_{\theta JA}$  given in the Thermal Information table is not valid for design purposes and must not be used to estimate the thermal performance of the application. The values reported in that table were measured under a specific set of conditions that are rarely obtained in an actual application. The data given for  $R_{\theta JC(bott)}$  and  $\Psi_{JT}$  can be useful when determining thermal performance. See the Semiconductor and IC Package Thermal Metrics application note for more information and the resources given at the end of this section.

$$I_{OUT\_MAX} = \frac{\left(T_J - T_A\right)}{R_{\theta JA}} \times \frac{\eta}{1 - \eta} \times \frac{1}{V_{OUT}}$$
(21)

where


η is efficiency.


The effective  $R_{\theta,JA}$  is a critical parameter and depends on many factors such as the following:

- · Power dissipation
- · Air temperature and flow
- PCB area
- · Copper heat-sink area
- Number of thermal vias under the package
- · Adjacent component placement

## 7.2.3 Application Curves

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $C_{OUT}$  = 44 $\mu$ F,  $T_A$  = 25°C (unless otherwise noted)





## 7.3 Best Design Practices

- Do not exceed the Absolute Maximum Ratings.
- Do not exceed the Recommended Operating Conditions.
- Do not exceed the ESD Ratings.
- Do not allow the SS pin floating.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Do not use the value of R<sub>θJA</sub> given in the *Thermal Information* table to design your application. See Section 7.2.2.8.
- Follow all the guidelines and suggestions found in this data sheet before committing the design to production.
   TI application engineers are ready to help critique your design and PCB layout to help make your project a success.
- Use a 100nF capacitor connected directly to the VIN and GND pins of the device. See Section 7.2.2.6 for details.

#### 7.4 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.8V and 18V. This input supply must be well regulated and compatible with the limits found in the *Specifications* of this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded converter. The average input current can be estimated with Equation 22.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{22}$$

where

η is efficiency.

If the converter is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the converter. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an under-damped resonant circuit, resulting in overvoltage transients at the input to the converter. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the converter to momentarily shutdown and reset. The best way to solve these kind of issues is to reduce the distance from the input supply to the converter and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help damp the input resonant circuit and reduce any overshoots. A value in the range of  $20\mu\text{F}$  to  $100\mu\text{F}$  is usually sufficient to provide input damping and help hold the input voltage steady during large load transients.



TI recommends that the input supply must not be allowed to fall below the output voltage by more than 0.3V. Under such conditions, the output capacitors discharges through the body diode of the high-side power MOSFET. The resulting current can cause unpredictable behavior, and in extreme cases, possible device damage. If the application allows for this possibility, then use a Schottky diode from VIN to VOUT to provide a path around the converter for this current.

In some cases, a transient voltage suppressor (TVS) is used on the input of converters. One class of this device has a snap-back characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the converter, the output capacitors discharges through the device, as mentioned above.

Sometimes, for other system considerations, an input filter is used in front of the converter, which can lead to instability as well as some of the effects mentioned above, unless designed carefully. The AN-2162 Simple Success with Conducted EMI from DC-DC Converters application note provides helpful suggestions when designing an input filter for any switching converter.

## 7.5 Layout

## 7.5.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the excellent performance of the design. Bad PCB layout can disrupt the operation of a good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the converter is dependent on the PCB layout to a great extent. In a buck converter, the most critical PCB feature is the loop formed by the input capacitors and power ground. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this action, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance.

TI recommends a 4-layer board with 2oz copper thickness of top and bottom layer, 1oz copper thickness of mid layer, and proper layout provides low current conduction impedance, proper shielding, and lower thermal resistance. Figure 7-9 and Figure 7-10 show the recommended layouts for the critical components of the TPSM843321.

- Place the input and output capacitors, and the IC on the same layer.
- Place the input and output capacitors as close as possible to the IC. The VIN and GND traces must be as
  wide as possible and provide sufficient vias on them to minimize trace impedance. The wide areas are also of
  advantage from the view point of heat dissipation.
- Place a 0.1µF ceramic decoupling capacitor or capacitors as close as possible to VIN and GND pins, which is key to EMI reduction.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- Place the feedback divider as close as possible to the FB pin. TI recommends a > 10-mil width trace for heat dissipation. Connect a separate V<sub>OUT</sub> trace to the upper feedback resistor. Place the voltage feedback loop away from the high-voltage switching trace. The voltage feedback loop preferably has ground shield.
- Place the SS capacitor resistor close to the IC and routed with minimal lengths of trace. TI recommends a > 10-mil width trace for heat dissipation.



# 7.5.2 Layout Example




Figure 7-9. TPSM843321 Top Layout Example




Figure 7-10. TPSM843321 Bottom Layout Example

Submit Document Feedback



# 8 Device and Documentation Support

## 8.1 Device Support

## 8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 8.1.2 Development Support

#### 8.1.2.1 Custom Design With WEBENCH® Tools

Create a custom design with the TPSM843321 using the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

# 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, AN-2162 Simple Success with Conducted EMI from DCDC Converters application note
- Texas Instruments, Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor application note

### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.



## 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 9 Revision History

DATE	REVISION	NOTES				
March 2025	*	Initial Release				

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 15-Mar-2025

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM843321RCJR	ACTIVE				3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M843321	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated