

12-V to 100-V Input, 0.2-A Output Switching Converter

Check for Samples: UCC25230

FEATURES

- Highly Integrated Converter Operating as a Buck, or Isolated Forward-Flyback, Flybuck™
- Wide Operating Input Voltage Range from 12 V to 100 V, 105-V Surge.
- **Up to 0.2-A Output Current**
- 9-V Always Available VDD Output with up to 2mA Current Capability
- Thermally Enhanced 4-mm x 4-mm SON-8/S-**PVSON-N8 (DRM) Package**
- Internally Set Fixed 380-kHz Switching Frequency
- Internal 2-ms Duration Soft Start
- **Voltage Mode Control with Input Feed Forward Allows Optimal Output Filter Design**
- 2% Accuracy Internal 2.5-V Reference
- **VDD UVLO**
- **Cycle-by-Cycle Current Limit with Frequency** Fold Back for Initial Start up Under High Capacitive Loads
- Input UVLO and OVLO with Input Good Signal
- Integrated 110-V, High and Low-Side Switches

APPLICATIONS

- **High Density Isolated Standby Bias Supplies**
- **DC-to-DC Converters**


DESCRIPTION

The UCC25230 is a highly integrated PWM converter operating as an isolated forward flyback. It has highside and low-side power switches integrated and the control circuit with all key converter functions included. The power stage requires only one- or multiple winding coupled inductor and output capacitors for the complete solution. Voltage-mode feed-forward control with external compensation allows optimal output filter selection over wide input voltage range. The UCC25230 has fixed frequency set internally at 380 kHz. It also includes input voltage UVLO and OVLO comparators with hysteresis and input-good, open-collector output signal which can be used to enable PWM controllers.

UCC25230 is available in a thermally enhanced 8-pin SON package with PowerPad™ serving as a ground

Other features include internal soft start and cycle-bycycle current protection. Measured efficiency of isolated converter over input voltage and output current ranges are shown in Figure 2.

Isolated Buck Converter



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPad. Flybuck are trademarks of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

TEMPERATURE RANGE, $T_A = T_J$	PACKAGE	TAPE AND REEL QTY.	PART NUMBER
40°C to 1425°C	CON 9/C DVCON NO (DDM)	250	UCC25230DRMT
-40°C to +125°C	SON-8/S-PVSON-N8 (DRM)	3000	UCC25230DRMR

ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Cumply voltage range \/INI	DC	-0.3	100	
Supply voltage range, VIN	Repetitive surge < 200 ms		105	
Outside at the second PLIACE	DC	-0.3	VIN + 0.5	
Output voltage on PHASE	Repetitive pulse < 100 ns	-2	VIN + 1	V
Voltage	BOOT with respect to PHASE	-0.3	10	V
Voltage	VDD	-0.3	10	
Voltage	FB, UV/OV, COMP	-0.3	VDD	
Voltage	VIN_G	-0.3	5.5	
FCD ratio a	HBM		2	kV
ESD rating	CDM		500	V
Sink current	PHASE (peak)		220 (internally limited)	mA
Source current	PHASE (peak)		-220 (internally limited)	MA
Operating virtual junction temperature	erature range, T _J	-40	150	
Operating ambient temperature	range, T _A	-40	125	°C
Storage temperature, T _{STG}		-65	150	
Lead temperature (soldering, 10	0 sec.)		300	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

Copyright © 2011–2012, Texas Instruments Incorporated

⁽²⁾ All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Databook for thermal limitations and considerations of packages.



THERMAL INFORMATION

		UCC25230	
	THERMAL METRIC ⁽¹⁾	DRM	UNITS
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	33.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	33.2	
θ_{JB}	Junction-to-board thermal resistance (4)	11.4	9004
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	11.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	2.3	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7)
- from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
 (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
Supply voltage range, VIN	12	48	75, (100 V for 1 ms)	V
Supply bypass capacitor, C _{VIN}		1.0		
Supply bypass capacitor, C _{VDD}	0.1	1.0	2.2	μF
Operating junction temperature range	-40		+125	°C

Product Folder Link(s): UCC25230



ELECTRICAL CHARACTERISTICS

 V_{IN} = 48 V, 1- μ F capacitor from VIN to GND, 1- μ F capacitor from VDD to GND, T_A = T_J = -40°C to 125°C, (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNITS
Supply (Currents	·				
I _{VIN}	Quiescent current	V _{IN} = 5 V		0.5	2	^
I _{VINO}	V _{IN} operating current	FB = COMP		4.5	10	mA
VDD Reg	gulator			•	,	
V_{DD}	VDD, output voltage		8.46	9	9.54	V
	Line regulation	17 V < V _{IN} < 75 V		±5	±40	>/
	Load regulation	-2 mA < I _{VDD} < 0 mA		±5	±40	mV
	VDD current limit (when V _{DD} = 5.5 V)		-2	-6	-13	mA
Internal	Undervoltage Lockout (V _{DD_UVLO})	·				
VDD _{rising}	VDD rising threshold		7.0	7.5	8	
VDD _{hyst}	VDD threshold hysteresis		0.4	0.7	1.1	V
VDD _{falling}	VDD falling threshold		6.3	6.8	7.3	
Undervo	Itage (external programmable)	·				
	Falling threshold		0.9	1.0	1.1	V
	Ihyst		7	11	18	μΑ
Overvolt	age (external programmable)		*	*		
	OVLO Rising threshold		4.5	5	5.5	V
	Ihyst		-15	-22	-40	μA
VIN Pow	er GOOD					
	PG output sink resistance	$I_{PG} = 5 \text{ mA to } 10 \text{ mA}$		50	100	Ω
Oscillato	or		*	*		
f	Oscillator frequency fixed		324	380	445	kHz
DC _{MIN}	Minimum duty cycle	FB = 3.0 V			0%	
DC _{MAX}	Maximum duty cycle	FB = 2.0 V	85%			
	Frequency variation	12 V < V _{IN} < 75 V	-15%		15%	



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 48 V, 1- μ F capacitor from VIN to GND, 1- μ F capacitor from VDD to GND, T_A = T_J = -40°C to 125°C, (unless otherwise noted)

	PARAMETER	ARAMETER TEST CONDITION					
Error Am	plifier						
		FB = COMP, (T = 25°C)	2.42	2.50	2.58		
	REF voltage	FB = COMP, (T = -40 to 125°C)	2.40	2.50	2.60	V	
Avol	Avol open loop voltage gain		40	80		dB	
	Input leakage current, FB				±2	μΑ	
I _{COM(sink)}	COMP sink current	V _{COMP} = 4.5 V	2	4.8	10		
I _{COM(sourc}	COMP source current	V _{COMP} = 4.5 V	-2	-6.1	-12	mA	
V _{OL}	COMP voltage range	I _{COMP} = 100 μA		.4	1.2	V	
V _{OH}	COMP voltage range	$I_{COMP} = -100 \mu A$	VDD-1.2	VDD-0.7	VDD	V	
Soft Start		•	·	•			
	Time for COMP to ramp	FB = COMP	1.75	2.05	2.35	ms	
Output							
	R _{DS(on)} high	V _{IN} = 48 V		6	15	Ω	
	R _{DS(on)} low	V _{IN} = 48 V		5	10	12	
	Max average current			200		mA	
ILIMIT ⁽¹⁾		•	·	•			
	ILIMIT phase high	V _{IN} = 30 V	-600	-400	-220	mA	
	Propagation delay, blanking delay plus ILIMIT delay		60	100	140	ns	
	ILIMIT phase low	V _{IN} = 30 V	220	400	600	mA	
	Propagation delay, blanking delay plus ILIMIT delay (2)		60	100	140	ns	

⁽¹⁾ Continued operation while in ILIM could exceed the maximum power dissipation for the device. For Non-Isolated applications additional external over current protection may be required.

Submit Documentation Feedback

⁽²⁾ Specified by design, not production tested.

DEVICE INFORMATION




Figure 1.

TERMINAL FUNCTIONS

TERM	MINAL	1/0	DECORIDATION				
NAME	NO.	1/0	DESCRIPTION				
PHASE	1	0	Phase output of high-side and low-side power FETs.				
воот	2	I	0.1-µF capacitor connected between BOOT and PHASE pins along with the internal diode between BOOT and VDD provides supply voltage to the drive circuit of the upper power FET.				
UV/OV	3	I	Input to internal comparators. Internal linear regulator remains functional. A bypass cap of at least 1000 pF is recommended.				
VIN_G	4	0	VIN power good. Open drain output, state determined by UV/OV pin.				
FB	5	I	Error amplifier inverting input. Connect to output voltage divider with compensation circuit to this pin.				
COMP ⁽¹⁾	6	0	Output of error amplifier.				
VDD	7	0	Output of internal linear regulator. Bypass VDD pin to GND pins close to device package with a high quality, low ESR 1-µF ceramic capacitor.				
VIN	8	ı	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to GND pins close to device package with a high quality, low ESR 1-µF ceramic capacitor.				
GND PAD	9	-	Thermal ground pad and electrical ground for the device.				

⁽¹⁾ Input feed forward control with RAMP magnitude V_{IN} x 6%.



Detailed Pin Description

PHASE (pin 1): Output of the internal high and low sides of the internal synchronous FETS. This output drives the external power inductor, or primary side of a coupled inductor for multiple outputs.

BOOT (pin 2): Connect a 0.1-μF capacitor between the BOOT pin and the PHASE pin. This provides the necessary level shift voltage to drive the internal upper FET gate.

UV/OV (pin 3): Input to the internal window comparator with a 1-V and 5-V reference. The input to the UV/OV pin determines the state of the open drain output of VIN_G. This does not determine the operating range of the UCC25230. A bypass cap at least 1000 pF is recommended for noise immunity.

VIN_G (pin 4): Open drain output of The UCC25230's internal comparator. The output state is determined by the voltage on the UV/OV pin. The UCC25230 will continue to function regardless of the state of this pin. Used for controlling external circuitry. Maximum voltage to this pin is 5.5 V.

FB (pin 5): FB is the inverting input of the UCC25230's internal error amplifier. Connect the output voltage sensing divider to this pin. Internal reference is 2.5 V on the non inverting input.

$$R2 = \left(\left(\frac{V_{OUT}}{2.5}\right) - 1\right) \times R1 \tag{1}$$

COMP (pin 6): The COMP pin is the internal error amplifier's output. The voltage range of COMP is 0 V to 8.3 V. At steady state, a higher COMP pin voltage results in a larger duty cycle. Add compensation components between this pin and FB. The device has input feed forward control which makes PWM RAMP magnitude V_{IN} x 6%.

VDD (pin 7): This is the 9-V output of the UCC25230's internal voltage regulator. This output may be used for powering additional circuitry, up to a current of 2 mA, depending on the voltage on the VIN pin. Care must be taken not to exceed the devices total power dissipation.


VIN (pin 8): This is the voltage input pin for the UCC25230. It supplies the internal voltage regulator and output switches. Bypass this pin with at least 1-µF low ESR capacitor.

GND PAD (pin 9): GND PAD is the ground reference for the whole device. Tie all signal returns to this point.

Submit Documentation Feedback




Functional Block Diagram



OSCILLATOR CHANGE



TYPICAL CHARACTERISTICS







Figure 3.







Figure 5.

TYPICAL CHARACTERISTICS (continued)



G000



APPLICATION INFORMATION

Detailed Description

The UCC25230 PWM converter integrates all necessary functions to operate as an isolated auxiliary bias supply. It is capable of operating from an input voltage range of 12 V to 100 V (up to 105-V surge), making it ideal for usage in 24-V or 48-V input telecom applications. High-side and low-side power switches are integrated and provide up to 200 mA of peak output current. The UCC25230 is an ideal, complementary solution to primary-side or secondary-side PWM control methodologies as it provides bias voltages necessary for PWM controllers and/or external peripheral circuitry. UCC25230 is capable of delivering a primary-side and/or secondary-side bias voltage for power supplies. As such, UCC25230 is optimized for Texas Instruments' family of UCD3k digital and analog PWM controllers as well as the C2000 family of microcontrollers.

UCC25230 operates using Texas Instruments' Flybuck™ Topology, which simplifies design versus a traditional flyback topology. FlybuckTM Topology allows a synchronous buck–like design methodology. It also enables a significant reduction in external parts count, and also allows usage of a small 2-winding transformer. The Flybuck™ Topology does not require a third transformer winding or opto-isolator for regulation. Circuits employing extra transformer windings compromise dynamic response, and add to the transformer's physical size and cost. The Flybuck™ is a portmanteau of flyback and buck since the transformer is connected as a flyback converter and the input to output voltage relationship is similar to a buck derived converter.

Typically, an auxiliary bias supply must be designed such that it is the first device in the system to power up, and be the very last device, in the system, to power down. It must be a robust supply, being able to ride through any fault conditions (OV, UV, OTP, etc) and it also must not prematurely shut down the entire power supply. The UCC25230 was designed with these goals in mind:

- A 2-ms soft start ensures a smooth, monotonic startup on both primary and secondary-side voltages.
- Voltage mode with input voltage feedforward allows optimal output filter design.
- Cycle-by-cycle current limit with frequency foldback permits startup under high-capacitive loading.
- Programmable UV/OV detection circuit.
- A VIN_G fault output provides a fast propagation open drain signal to indicate when an overvoltage or undervoltage condition has been detected. The UCC25230 is specifically designed to remain operational when a fault is detected in order to allow for fast external shutdown.

Product Folder Link(s): UCC25230



Operation of the Flybuck™ Converter

Figure 7 shows a simplified schematic and the two primary operational states of the Flybuck converter. The power supply is a variation of a Flyback converter and consists of a half bridge power stage S_{HS} and S_{LS} , transformer, primary side capacitor, diode and output capacitor. The output voltage is regulated indirectly by using the primary side capacitor voltage, V_{PRI} , as feedback. The Flybuck is a portmanteau of flyback and buck since the transformer is connected as a flyback converter and the input to output voltage relationship is similar to a buck derived converter, assuming the converter is operating in steady state and the transformer has negligible leakage inductance.

The C_{PRI} and L_{PRI} are charged by the input voltage source VIN during the time the high side switch S_{HS} is on. During this time, diode D1 is reversed biased and the load current is supplied by output capacitor C_O .

During the off time of S_{HS} , S_{LS} conducts and the voltage on C_{PRI} continues to increase during a portion of the S_{LS} conduction time. The voltage increase is due to the energy transfer from L_{PRI} to C_{PRI} . For the remaining portion of the S_{LS} conduction time, the C_{PRI} voltage decreases because of current in L_{PRI} reverses; see the IL_{PRI} and V_{PRI} waveforms in Figure 8. By neglecting the diode voltage drop, conduction dead time and leakage inductance, the input to output voltage conversion ratio can be derived as shown in Equation 2 from the flux balance in L_{PRI} . It can be seen in Equation 2 that the input to output relationship is the same as a buck-derived converter with transformer isolation. The dc voltage V_{PRI} on the primary side capacitor in Equation 3 has the same linear relationship to the input voltage as a buck converter.




Figure 7. Simplified Schematic with Two Primary Operational States

Submit Documentation Feedback



The small signal model for the Flybuck is derived by changing the transformer to the inductor equivalent and reflecting the output filter to the primary side for the circuit shown in Figure 7. Assuming negligible leakage inductance and equivalent series resistance for the capacitors, the V_{PRI} transfer function is similar to the voltage mode control buck power stage transfer function with the exception that the C_O and load are in parallel with the C_{PRI} only for the 1-D time. The device has input feed forward control which makes PWM RAMP magnitude V_{IN} x 6%.

$$\frac{V_{O}}{V_{IN}} = \frac{N_{SEC}}{N_{PRI}} \times D \tag{2}$$

$$\frac{V_{PRI}}{V_{IN}} = D \tag{3}$$




Figure 8. Simplified Voltage and Current Waveforms



Typical Application Diagram




Figure 9. Typical Application Diagram

REVISION HISTORY



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC25230DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	25230	Samples
UCC25230DRMT	ACTIVE	VSON	DRM	8	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	25230	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC25230DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC25230DRMT	VSON	DRM	8	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC25230DRMR	VSON	DRM	8	3000	356.0	356.0	35.0
UCC25230DRMT	VSON	DRM	8	250	210.0	185.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated