


UCC27624-Q1、30V、5A、デュアルチャネル、ローサイドゲートドライバ、-10V 入力機能付き、車載用アプリケーション向け

1 特長

- 車載アプリケーション用に認定済み
- AEC-Q100 認定済み
 - デバイス温度グレード 1
 - デバイス HBM ESD 分類レベル H1C
 - デバイス CDM ESD 分類レベル C6
- 各チャネルの 5A (代表値) ピークソースおよびシンク駆動電流
- -10V まで扱える入力およびイネーブルピン
- -2V (過渡) を扱える出力
- VDD 電圧の絶対最大値: 30 V
- 4.5V~26V の広い VDD 動作範囲 (UVLO 付き)
- ヒステリシス付きのロジック スレッシュホールドによる高いノイズ耐性
- VDD と無関係な入力スレッシュホールド (TTL 互換)
- 高速伝搬遅延時間: 17ns (標準値)
- 高速立ち上がり / 立ち下がり時間: 6ns/10ns (標準値)
- 2 チャネル間遅延マッチング: 1ns (代表値)
- 2 チャネルを並列に使用することで、より高い駆動電流を実現可能
- SOIC8 および VSSOP8 PowerPAD™ パッケージ オプション
- 動作時の接合部温度範囲: -40°C~150°C

2 アプリケーション

- 車載用 DC/DC コンバータ
- スイッチ モード電源 (SMPS)
- 力率改善 (PFC) 回路
- DC/DC コンバータ
- モータードライブ
- ソーラー電源
- パルストランスドライバ



アプリケーション概略図

3 概要

UCC27624-Q1 は、MOSFET、IGBT、SiC、GaN パワー スイッチを効率的に駆動するデュアルチャネル高速ローサイドゲートドライバです。UCC27624-Q1 は 5A (代表値) のピーク駆動能力を持っています。これにより、パワー スイッチの立ち上がり / 立ち下がり時間を短縮し、スイッチング損失を低減し、効率を向上させます。本デバイスの高速伝搬遅延 (代表値 17ns) は、システムのデッドタイム最適化、パルス幅利用率、制御ループ応答、過渡性能を改善させることで出力段の効率を向上させます。

UCC27624-Q1 は、入力で -10V を扱えるため、中程度のグラウンド バウンスが発生するシステムの堅牢性を向上させることができます。これらの入力は電源電圧の影響を受けず、ほとんどのコントローラ出力に接続できるため、制御の柔軟性を最大限に高めることができます。独立したイネーブル信号を使うと、メイン制御ロジックとは無関係に電力段を制御できます。システム障害が発生した場合、イネーブル ローにすることで、ゲートドライバを迅速にシャットオフできます。多くの高周波スイッチング電源では、電源デバイスのゲートにノイズを生じさせます。このノイズがゲートドライバの出力ピンに注入され、ドライバを誤動作させる可能性があります。本デバイスは、過渡逆電流と逆電圧への対応能力があるため、電源デバイスやパルス変圧器のゲートのノイズが許容され、ドライバの誤動作を防止できます。

UCC27624-Q1 は、低電圧誤動作防止機能 (UVLO) 機能も搭載されており、システムの堅牢性が向上します。パワー デバイスの動作に十分なバイアス電圧がない場合は、強力な内部プルダウン MOSFET によってゲートドライバの出力が LOW に保持されます。

製品情報

| 部品番号 | パッケージ (1) | 本体サイズ (公称) |
|-------------|---------------|-----------------|
| UCC27624-Q1 | D (SOIC 8) | 4.90mm × 3.91mm |
| UCC27624-Q1 | DGN (VSSOP 8) | 3.00mm × 3.00mm |
| UCC27624-Q1 | DSD (WSO 8) | 3.00mm × 3.00mm |

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。



Table of Contents

| | | | |
|--|-----------|--|-----------|
| 1 特長 | 1 | 7 Application and Implementation | 17 |
| 2 アプリケーション | 1 | 7.1 Application Information..... | 17 |
| 3 概要 | 1 | 7.2 Typical Application..... | 18 |
| 4 Pin Configuration and Functions | 3 | 8 Power Supply Recommendations | 22 |
| 5 Specifications | 4 | 9 Layout | 23 |
| 5.1 Absolute Maximum Ratings..... | 4 | 9.1 Layout Guidelines..... | 23 |
| 5.2 ESD Ratings..... | 4 | 9.2 Layout Example..... | 24 |
| 5.3 Recommended Operating Conditions..... | 4 | 9.3 Thermal Considerations..... | 24 |
| 5.4 Thermal Information..... | 4 | 10 Device and Documentation Support | 25 |
| 5.5 Electrical Characteristics..... | 5 | 10.1 Device Support..... | 25 |
| 5.6 Switching Characteristics..... | 6 | 10.2 ドキュメントの更新通知を受け取る方法..... | 25 |
| 5.7 Timing Diagrams..... | 7 | 10.3 サポート・リソース..... | 25 |
| 5.8 Typical Characteristics..... | 8 | 10.4 Trademarks..... | 25 |
| 6 Detailed Description | 12 | 10.5 静電気放電に関する注意事項..... | 25 |
| 6.1 Overview..... | 12 | 10.6 用語集..... | 25 |
| 6.2 Functional Block Diagram..... | 13 | 11 Revision History | 25 |
| 6.3 Feature Description..... | 13 | 12 Mechanical, Packaging, and Orderable Information | 26 |
| 6.4 Device Functional Modes..... | 16 | | |

4 Pin Configuration and Functions




図 4-1. D Package 8-Pin SOIC Top View




図 4-2. DGN Package 8-Pin VSSOP Top View




図 4-3. DSD Package 8-Pin WSON Top View

表 4-1. Pin Functions

| PIN | | | TYPE ⁽¹⁾ | DESCRIPTION |
|------|-------------|---|---------------------|---|
| NAME | DGN DSD | D | | |
| ENA | 1 | 1 | I | Enable input for Channel A. Biasing ENA, LOW will disable Channel A output regardless of the state of INA. Pulling ENA, HIGH enables the Channel A output. If ENA is left floating, Channel A is enabled by default due to an internal pullup resistor. It is recommended to connect this pin to VDD if unused. |
| ENB | 8 | 8 | I | Enable input for Channel B. Biasing ENB, LOW disables Channel B output regardless of the state of INB. Pulling ENB, HIGH enables the Channel B output. If ENB is left floating, Channel B is enabled by default due to an internal pullup resistor. It is recommended to connect this pin to VDD if unused. |
| GND | 3 | 3 | — | Ground: All signals are referenced to this pin. |
| INA | 2 | 2 | I | Input to Channel A. INA is the non-inverting input of the UCC27624-Q1 device. OUTA is held LOW if INA is unbiased or floating by default due to an internal pulldown resistor. Connect this pin to GND if unused. |
| INB | 4 | 4 | I | Input to Channel B. INB is the non-inverting input of the UCC27624-Q1 device. OUTB is held LOW if INB is unbiased or floating by default due to an internal pulldown resistor. Connect this pin to GND if unused. |
| OUTA | 7 | 7 | O | Channel A Output |
| OUTB | 5 | 5 | O | Channel B Output |
| VDD | 6 | 6 | I | Bias supply input. Bypass this pin with two ceramic capacitors, generally $\geq 1 \mu\text{F}$ and $0.1 \mu\text{F}$, which are referenced to GND pin of this device. |
| | Thermal Pad | — | — | Connect to GND through large copper plane. This pad is not a low-impedance path to GND. |

(1) I = Input; O = Output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

| | | MIN | MAX | UNIT |
|--|--------------------|------|----------|------|
| Supply voltage, VDD | | −0.3 | 30 | V |
| Output Voltage, OUTA, OUTB | DC | −0.3 | VDD +0.3 | V |
| | 200ns Pulse | −2 | VDD +3 | V |
| Input Voltage INA, INB, ENA, ENB | | −10 | 30 | V |
| Operating junction temperature, T _J | | −40 | 150 | °C |
| Lead temperature | Soldering, 10 sec. | | 300 | °C |
| | Reflow | | 260 | |
| Storage temperature, T _{stg} | | −65 | 150 | °C |

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See [セクション 5.4](#) of the datasheet for thermal limitations and considerations of packages.
- (3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

5.2 ESD Ratings

| | | VALUE | UNIT |
|--|---|-------|------|
| V _(ESD) Electrostatic discharge | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±2000 | V |
| | Charged-device model (CDM), per AEC Q100-011 | ±1000 | |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range. All voltages are with reference to GND (unless otherwise noted)

| | MIN | NOM | MAX | UNIT |
|--|-----|-----|-----|------|
| Supply voltage, VDD | 4.5 | 12 | 26 | V |
| Input voltage, INA, INB, ENA, ENB | −10 | | 26 | V |
| Output Voltage, OUTA, OUTB | 0 | | VDD | V |
| Operating junction temperature, T _J | −40 | | 150 | °C |

5.4 Thermal Information

| THERMAL METRIC | | UCC27624-Q1 | | | UNIT |
|-----------------------|--|-------------|--------|--------|------|
| | | DGN | DSD | D | |
| | | 8 PINS | 8 PINS | 8 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 48.9 | 54.7 | 126.4 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 71.8 | 55.9 | 67.0 | |
| R _{θJB} | Junction-to-board thermal resistance | 22.3 | 27.4 | 69.9 | |
| Ψ _{JT} | Junction-to-top characterization parameter | 2.6 | 2.0 | 19.2 | |
| Ψ _{JB} | Junction-to-board characterization parameter | 22.3 | 27.4 | 69.1 | |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | 4.5 | 11.8 | n/a | |

5.5 Electrical Characteristics

Unless otherwise noted, VDD = 12 V, T_A = T_J = –40°C to 150°C, 1-μF capacitor from VDD to GND, no load on the output. Typical condition specifications are at 25°C.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------------|------------------------------|---|-----|-----|-----|------|
| BIAS CURRENTS | | | | | | |
| I _{VDDq} | VDD quiescent supply current | V _{INx} = 3.3 V, VDD = 3.4 V, ENx = VDD | | 300 | 450 | μA |
| I _{VDD} | VDD static supply current | V _{INx} = 3.3 V, ENx = VDD | | 0.6 | 1.0 | mA |
| I _{VDD} | VDD static supply current | V _{INx} = 0 V, ENx = VDD | | 0.7 | 1.0 | mA |
| I _{VDDO} | VDD operating current | f _{SW} = 1000 kHz, ENx = VDD, V _{INx} = 0 V – 3.3 V PWM | | 3.2 | 3.8 | mA |
| I _{DIS} | VDD disable current | V _{INx} = 3.3 V, ENx = 0 V | | 0.8 | 1.1 | mA |
| UNDERVOLTAGE LOCKOUT (UVLO) | | | | | | |
| V _{VDD_ON} | VDD UVLO rising threshold | | 3.8 | 4.1 | 4.4 | V |
| V _{VDD_OFF} | VDD UVLO falling threshold | | 3.5 | 3.8 | 4.1 | V |
| V _{VDD_HYS} | VDD UVLO hysteresis | | | 0.3 | | V |
| INPUT (INA, INB) | | | | | | |
| V _{INx_H} | Input signal high threshold | Output High, ENx = HIGH | 1.8 | 2 | 2.3 | V |
| V _{INx_L} | Input signal low threshold | Output Low, ENx = HIGH | 0.8 | 1 | 1.2 | V |
| V _{INx_HYS} | Input signal hysteresis | | | 1 | | V |
| R _{INx} | INx pin pulldown resistor | INx = 3.3 V | | 120 | | kΩ |
| ENABLE (ENA, ENB) | | | | | | |
| V _{ENx_H} | Enable signal high threshold | Output High, INx = HIGH | 1.8 | 2 | 2.3 | V |
| V _{ENx_L} | Enable signal low threshold | Output Low, INx = HIGH | 0.8 | 1 | 1.2 | V |
| V _{ENx_HYS} | Enable signal hysteresis | | | 1 | | V |
| R _{ENx} | EN pin pullup resistance | ENx = 0 V | | 200 | | kΩ |
| OUTPUTS (OUTA, OUTB) | | | | | | |
| I _{SRC} ⁽¹⁾ | Peak output source current | VDD = 12 V, C _{VDD} = 10 μF, C _L = 0.1 μF, f = 1 kHz | | 5 | | A |
| I _{SNK} ⁽¹⁾ | Peak output sink current | VDD = 12 V, C _{VDD} = 10 μF, C _L = 0.1 μF, f = 1 kHz | | –5 | | A |
| R _{OH} ⁽²⁾ | Pullup resistance | I _{OUT} = –50 mA, See セクション 6.3.4 . | | 5 | 8.5 | Ω |
| R _{OL} | Pulldown resistance | I _{OUT} = 50 mA | | 0.6 | 1.1 | Ω |

(1) Parameter not tested in production.

(2) Output pullup resistance in this table is a DC measurement that measures resistance of PMOS structure only (not N-channel structure).

5.6 Switching Characteristics

Unless otherwise noted, $V_{DD} = V_{EN} = 12\text{ V}$, $T_A = T_J = -40^\circ\text{C}$ to 150°C , 1- μF capacitor from V_{DD} to GND , no load on the output. Typical condition specifications are at 25°C ⁽¹⁾.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------|-------------------------------------|--|-----|-----|-----|------|
| t_{Rx} | Rise time | $C_{LOAD} = 1.8\text{ nF}$, 20% to 80%, $V_{in} = 0\text{ V} - 3.3\text{ V}$ | | 6 | 10 | ns |
| t_{Fx} | Fall time | $C_{LOAD} = 1.8\text{ nF}$, 90% to 10%, $V_{in} = 0\text{ V} - 3.3\text{ V}$ | | 10 | 14 | ns |
| t_{D1x} | Turn-on propagation delay | $C_{LOAD} = 1.8\text{ nF}$, V_{INx_H} of the input rise to 10% of output rise, $V_{in} = 0\text{ V} - 3.3\text{ V}$, $F_{sw} = 500\text{ kHz}$, 50% duty cycle, $T_J = 125^\circ\text{C}$ | | 17 | 27 | ns |
| t_{D2x} | Turn-off propagation delay | $C_{LOAD} = 1.8\text{ nF}$, V_{INx_L} of the input fall to 90% of output fall, $V_{in} = 0\text{ V} - 3.3\text{ V}$, $F_{sw} = 500\text{ kHz}$, 50% duty cycle, $T_J = 125^\circ\text{C}$ | | 17 | 27 | ns |
| t_{D3x} | Enable propagation delay | $C_{LOAD} = 1.8\text{ nF}$, V_{ENx_H} of the enable rise to 10% of output rise, $V_{in} = 0\text{ V} - 3.3\text{ V}$, $F_{sw} = 500\text{ kHz}$, 50% duty cycle, $T_J = 125^\circ\text{C}$ | | 17 | 27 | ns |
| t_{D4x} | Disable propagation delay | $C_{LOAD} = 1.8\text{ nF}$, V_{ENx_L} of the enable fall to 90% of output fall, $V_{in} = 0\text{ V} - 3.3\text{ V}$, $F_{sw} = 500\text{ kHz}$, 50% duty cycle, $T_J = 125^\circ\text{C}$ | | 17 | 27 | ns |
| t_M | Delay matching between two channels | $C_{LOAD} = 1.8\text{ nF}$, $V_{in} = 0\text{ V} - 3.3\text{ V}$, $F_{sw} = 500\text{ kHz}$, 50% duty cycle, $INA = INB$, $ t_{RA} - t_{RB} $, $ t_{FA} - t_{FB} $ | | 1 | 2 | ns |
| t_{PWmin} | Minimum input pulse width | $C_L = 1.8\text{ nF}$, $V_{in} = 0\text{ V} - 3.3\text{ V}$, $F_{sw} = 500\text{ kHz}$, $V_o > 1.5\text{ V}$ | | 10 | 15 | ns |

(1) Switching parameters are not tested in production.

5.7 Timing Diagrams




図 5-1. Enable Function




図 5-2. Input-Output Operation

5.8 Typical Characteristics

Unless otherwise specified, VDD=12 V, INx = 3.3 V, ENx = 3.3 V, T_J = 25°C, no load




図 5-3. Start-Up and Quiescent Current




図 5-4. Operating Supply Current (Both Outputs Switching)




図 5-5. Static Supply Current (Outputs in DC On or Off Condition)




図 5-6. Disable Current (EN = 0 V)




図 5-7. VDD UVLO Threshold




図 5-8. Input Thresholds

5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=12 V, INx = 3.3 V, ENx = 3.3 V, T_J = 25°C, no load




Figure 5-9. Input Pulldown Resistance




Figure 5-10. Enable Threshold




Figure 5-11. Enable Pullup Resistance




Figure 5-12. Output Pullup Resistance




Figure 5-13. Output Pulldown Resistance




Figure 5-14. Output Rise Time vs VDD

5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=12 V, INx = 3.3 V, ENx = 3.3 V, T_J = 25°C, no load




図 5-15. Output Fall Time vs VDD




図 5-16. Output Rise and Fall Time vs Temperature




図 5-17. Input to Output Rising (Turn-On) Propagation Delay vs VDD




図 5-18. Input to Output Falling (Turn-Off) Propagation Delay vs VDD




図 5-19. Input Propagation Delay vs Temperature





図 5-20. Enable to Output Rising Propagation Delay

5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD=12 V, INx = 3.3 V, ENx = 3.3 V, T_J = 25°C, no load



C_{LOAD} = 1.8 nF

FIG 5-21. Enable to Output Falling Propagation Delay




FIG 5-22. Turn-on/Rising Delay Matching




FIG 5-23. Turn-Off and Falling Delay Matching




FIG 5-24. Peak Source Current vs VDD




FIG 5-25. Peak Sink Current vs VDD

6 Detailed Description

6.1 Overview

The UCC27624-Q1 device represents TI's latest generation of dual-channel, low-side, high-speed, gate driver devices featuring 5-A source and sink current capability, fast switching characteristics, and a host of other features. [UCC27624-Q1 Features and Benefits](#) details the advantages of the gate driver's features, which combine to ensure efficient, robust, and reliable operation in high-frequency switching power circuits. The robust inputs of UCC27624-Q1 can handle -10 V , ensuring reliable operation in noisy environments. The driver has good transient handling capability on its output due to its reverse current handling, as well as rail-to-rail output drive, and a small propagation delay (typically 17 ns). With this built-in robustness, the UCC27624-Q1 device can also be directly connected to a gate drive transformer.


The input threshold of UCC27624-Q1 is compatible with TTL low-voltage logic, which is fixed and independent of VDD supply voltage. The driver can also work with CMOS-based controllers as long as the threshold requirement is met. The 1-V typical hysteresis offers excellent noise immunity.

Each channel has an enable pin, ENx, with a fixed TTL compatible threshold. The ENx pins are internally pulled up. Pulling ENx low disables the corresponding channel, while leaving ENx open provides normal operation. The ENx pins can be used as an additional input with the same performance as the INx pins.

表 6-1. UCC27624-Q1 Features and Benefits

| FEATURE | BENEFIT |
|---|---|
| -10-V IN and EN capability | Enhanced signal reliability and device robustness in noisy environments that experience ground bounce on the gate driver |
| 17-ns (typical) propagation delay | Extremely low-pulse transmission distortion |
| 1-ns (typical) delay matching between channels | Ease of paralleling outputs for higher (two times) current capability. This helps when driving parallel-power switches. |
| Expanded VDD operating range of 4.5 V to 26 V | Flexibility in system design. Covers a wide range of power switches |
| Expanded operating temperature range of -40°C to $+150^{\circ}\text{C}$ | Flexibility in system design. System robustness improvement |
| VDD UVLO protection | Outputs are held low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down. |
| Outputs are held low when input pins (INx) are in floating condition. | Protection feature, especially useful in passing abnormal condition tests during safety certification |
| Outputs are enabled when enable pins (ENx) are in floating condition. | Pin-to-pin compatibility with legacy devices from Texas Instruments in designs where Pin 1 and Pin 8 are "No Connect" pins |
| Input and enable threshold with wide hysteresis | Enhanced noise immunity while retaining compatibility with microcontroller logic-level input signals (3.3 V, 5 V) optimized for digital power |
| Inputs independent of VDD | System simplification, especially related to auxiliary bias supply architecture |

6.2 Functional Block Diagram



Typical ENx pullup resistance is 200 kΩ and INx pulldown resistance is 120 kΩ.

6.3 Feature Description

6.3.1 Operating Supply Current

The UCC27624-Q1 device features low quiescent I_{DD} currents. The typical operating supply current in UVLO state and fully-on state (under static and switching conditions) are summarized in the Electrical Characteristics table. The lowest quiescent current (I_{DD}) is achieved when the device is fully on and the outputs are in a static state (DC high or DC low). During this state, all of the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent I_{DD} current, the average I_{OUT} current because of switching, and any current related to pullup resistors on the enable pins. Knowing the operating switching frequency (f_{SW}) and the MOSFET gate charge (Q_G) at the drive voltage being used, the average I_{OUT} current can be calculated as product of Q_G and f_{SW} .

[Typical Characteristics](#) provides a complete characterization of the I_{DD} current as a function of switching frequency at different V_{DD} bias voltages. The linear variation and close correlation with the theoretical value of the average I_{OUT} indicate a negligible shoot-through inside the gate driver device, displaying its high-speed characteristics.

6.3.2 Input Stage

The input pins of the UCC27624-Q1 gate driver device are based on a TTL compatible input threshold logic that is independent of the V_{DD} supply voltage. With a high threshold of 2 V and a low threshold of 1 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power controller devices. Wider hysteresis (1-V typical) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. UCC27624-Q1 devices also feature tight control of the input pin threshold voltage levels, which eases system design considerations and ensures stable operation across temperature (refer to [Typical Characteristics](#)). The very low input capacitance on these pins reduces loading and increases switching speed.

The UCC27624-Q1 device features an important protection feature that holds the output of a channel low when the respective input pin is in a floating condition. This is achieved through the internal pulldown resistors to ground on both of the input pins (INA, INB), as shown in .

The input pins can handle wide range of slew rate. In most power supply applications, the gate driver is either driven by the output of a digital controller or logic gates. Therefore, in most applications the input signal slew rate is fast and is no concern for the UCC27624 family of devices. The wide hysteresis offered in UCC27624-Q1 alleviates the concern of chattering compared to many other drivers that have very small hysteresis at the input. If limiting the rise or fall times to the power device is the primary goal, then an external gate resistor is highly recommended between the output of the driver and the gate of the switching power device. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate driver device package and transferring it into the external resistor itself. In short, some of the power gets dissipated in the gate resistor rather than inside of the gate driver. Additionally, the input pins of UCC27624-Q1 are capable of handling -10 V . This improves the system robustness in noisy (electrical) applications. This also enables the driver to directly connect to the output of a gate drive transformer without the use of rectifying diodes, which saves board space and BOM cost.

6.3.3 Enable Function

The enable function is an extremely beneficial feature in gate driver devices, especially for certain applications such as synchronous rectification where the driver outputs are disabled in light-load conditions to prevent negative current circulation and to improve light-load efficiency.

The UCC27624-Q1 device is equipped with independent enable pins (ENx) for exclusive control of each driver channel operation. The enable pins are based on a non-inverting configuration (active-high operation). Thus, when ENx pins are driven high, the drivers are enabled and when ENx pins are driven low, the driver outputs are disabled. Similar to the input pins, the enable pins are also based on a TTL compatible threshold logic that is independent of the supply voltage and are effectively controlled using logic signals from 3.3-V or 5-V controllers. The UCC27624-Q1 device also features tight control of the enable-function threshold-voltage levels which eases system design considerations and ensures stable operation across temperature. The ENx pins are internally pulled up to VDD using pullup resistors, as a result of which the outputs of the device are enabled in the default state. Hence even if the ENx pins are left floating the driver output is enabled. Essentially, this floating allows the UCC27624-Q1 device to be pin-to-pin compatible with TI's previous generation of drivers (UCC27324, UCC27424, UCC27524), where Pin 1 and Pin 8 are either ENx or N/C pins. If the channel A and channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB must be connected and driven together. The ENx pins of the UCC27624-Q1 are capable of handling -10 V , which improves system robustness in noisy (electrical) applications.

6.3.4 Output Stage

The UCC27624-Q1 device output stage features a unique architecture on the pullup structure, which delivers the highest peak source current when it is most needed, during the Miller plateau region of the power switch turn-on transition (when the power switch drain or collector voltage experiences dV/dt). The device output stage features a hybrid pullup structure using a parallel arrangement of N-Channel and P-Channel MOSFET devices. By turning on the N-Channel MOSFET during a narrow instant when the output changes state from low to high, the gate driver device is able to deliver a brief boost in the peak sourcing current enabling fast turn-on. The on-resistance of this N-channel MOSFET (R_{NMOS}) is approximately $1.04\ \Omega$ when activated.




図 6-1. UCC27624-Q1 Gate Driver Output Structure

The R_{OH} parameter is a DC measurement and it is representative of the on-resistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned-on only for a narrow instant when output changes state from low to high. Note that effective resistance of the UCC27624-Q1 pull-up stage during the turn-on instance is much lower than what is represented by R_{OH} parameter.

The pull-down structure in the UCC27624-Q1 device is simply comprised of a N-Channel MOSFET. The R_{OL} parameter, which is also a DC measurement, is representative of the impedance of the pull-down stage in the device.

Each output stage in the UCC27624-Q1 device is capable of supplying 5-A peak source and 5-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low dropout. The presence of the MOSFET-body diodes also offers low impedance to transient overshoots and undershoots. The outputs of these drivers are designed to withstand 5A of peak reverse current transients without damage to the device.

The UCC27624-Q1 device is particularly suited for dual-polarity, symmetrical drive-gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This is possible because of the extremely low dropout offered by the MOS output stage of these devices, both during high (V_{OH}) and low (V_{OL}) states along with the low impedance of the driver output stage. All of these allow alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure proper reset for high-frequency applications.

For applications that have zero voltage switching during power MOSFET turn-on or turn-off interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.

6.3.5 Low Propagation Delays and Tightly Matched Outputs

The UCC27624-Q1 driver device features a very small, 17-ns (typical) propagation delay between input and output, which offers the lowest level of pulse width distortion for high-frequency switching applications. For example, in synchronous rectifier applications, the SR MOSFETs are driven with very low distortion when a single driver device is used to drive the SR MOSFETs. Additionally, the driver devices also feature extremely accurate, 1-ns (typical) matched internal propagation delays between the two channels, which is beneficial for applications that require dual gate drives with critical timing. For example, in a PFC application, a pair of paralleled MOSFETs can be driven independently using each output channel, with the inputs of both channels driven by a common control signal from the PFC controller. In this case, the 1-ns delay matching ensures that the paralleled MOSFETs are driven in a simultaneous fashion, minimizing turn-on and turn-off delay differences. Another benefit of the tight matching between the two channels is that the two channels can be connected together to effectively double the drive current capability. That is, A and B channels may be combined into a

single driver by connecting the INA and INB inputs together and the OUTA and OUTB outputs together; then, a single signal controls the paralleled power devices.

6.4 Device Functional Modes

表 6-2. Device Logic Table

| ENA | ENB | INA | INB | UCC27624-Q1 | |
|-------|-------|-------|-------|-------------|------|
| | | | | OUTA | OUTB |
| H | H | L | L | L | L |
| | | | H | L | H |
| | | H | L | H | L |
| | | | H | H | H |
| L | L | Any | Any | L | L |
| Any | Any | Float | Float | L | L |
| Float | Float | L | L | L | L |
| | | | H | L | H |
| | | H | L | H | L |
| | | | H | H | H |

7 Application and Implementation

注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. In order to achieve fast switching of power devices and reduce associated switching-power losses, a powerful gate driver device is employed between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate driver devices are indispensable when it is not feasible for the PWM controller device to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning ON a power switch. A level-shifting circuitry is required to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn ON the power device and minimize conduction losses. Traditional buffer-drive circuits based on NPN/PNP bipolar transistors in a totem-pole arrangement, as emitter-follower configurations, prove inadequate with digital power because the traditional buffer-drive circuits lack level-shifting capability. Gate driver devices effectively combine both the level-shifting and buffer-drive functions. Gate driver devices also find other needs, such as minimizing the effect of high frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controller devices by moving gate-charge power losses into the controller.

Finally, emerging wide band-gap power device technologies, such as SiC MOSFETs and GaN switches, which are capable of supporting very high switching frequency operation, are driving special requirements in terms of gate-drive capability. These requirements include a wide operating voltage range (5 V to 26 V), low propagation delays, good delay matching, and availability in compact, low inductance packages with good thermal capability. In summary, gate driver devices are an extremely important component in switching power combining benefits of high performance, low cost, low component count, board space reduction, and simplified system design.

7.2 Typical Application



7-1. UCC27624-Q1 Typical Application Diagram

7.2.1 Design Requirements

When selecting and designing-in the gate driver device for an end application, some functional aspects must be considered and evaluated first, in order to make the most appropriate selection. Among these considerations are bias voltage, UVLO, drive current, and power dissipation.

7.2.2 Detailed Design Procedure

7.2.2.1 VDD and Undervoltage Lockout

The UCC27624-Q1 device has an internal undervoltage-lockout (UVLO) protection feature on the VDD pin supply circuit blocks. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output low, regardless of the status of the inputs. The UVLO is typically 4 V with 300-mV typical hysteresis. This hysteresis prevents chatter when VDD supply voltages have noise, specifically at the lower end of the VDD operating range. UVLO hysteresis is also important to avoid any false tripping due to the bias noise generated because of fast switching transitions, where large peak currents are drawn from the bias supply bypass capacitors. The driver capability to operate at wide bias voltage range, along with good switching characteristics, is especially important in driving emerging power semiconductor devices, such as advanced low gate charge fast MOSFETs, GaN FETs, and SiC MOSFETs.

At power-up, the UCC27624-Q1 driver device output remains low until the VDD voltage reaches the UVLO rising threshold, irrespective of the state of any other input pins such as INx and ENx. After the UVLO rising threshold, the magnitude of the OUT signal rises with VDD until steady-state VDD is reached.

For the best high-speed circuit performance and to prevent noise problems because the device draws current from the VDD pin to bias all internal circuits, use two VDD bypass capacitors. Also, use surface mount, low ESR capacitors. A 0.1- μ F ceramic capacitor should be located less than 1 mm from the VDD to GND pins of the gate-driver device. In addition, a larger capacitor ($\geq 1 \mu$ F) must be connected in parallel (also as close to the driver IC as possible) to help deliver the high-current peaks required by the load. The parallel combination of capacitors presents a low impedance characteristic for the expected current levels and switching frequencies in the application.




図 7-2. Power-Up Sequence

7.2.2.2 Drive Current and Power Dissipation

The UCC27624-Q1 driver is capable of delivering 5 A of peak current to a switching power device gate (MOSFET, IGBT, SiC MOSFET, GaN FET) for a period of several-hundred nanoseconds at $V_{DD} = 12$ V. High peak current is required to turn ON the device quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground, which repeats at the operating switching frequency of the power device. The power dissipated in the gate driver device package depends on the following factors:

- Gate charge of the power MOSFET (usually a function of the drive voltage V_{GS} , which is very close to input bias supply voltage V_{DD} due to low V_{OH} drop-out).
- Switching frequency
- External gate resistors

Because UCC27624-Q1 features low-quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver is very small compared to the losses due to switching of the power device.

When a driver device is tested with a discrete capacitive load, calculating the power that is required from the bias supply is fairly simple. The following equation provides an example of the energy that must transfer from the bias supply to charge the capacitor.

$$E_G = \frac{1}{2} C_{LOAD} V_{DD}^2 \quad (1)$$

where

- C_{LOAD} is the load capacitor.
- V_{DD} is the bias voltage of the driver.

There is an equal amount of energy dissipated when the capacitor is discharged. This leads to a total power loss, as shown in the following equation example.

$$P_G = C_{LOAD} V_{DD}^2 f_{SW} \quad (2)$$

where

- f_{SW} is the switching frequency.

With $V_{DD} = 12$ V, $C_{LOAD} = 10$ nF and $f_{SW} = 300$ kHz, the switching power loss is calculated as follows:

$$P_G = 10\text{nF} \times 12\text{V}^2 \times 300\text{kHz} = 0.432\text{W} \quad (3)$$

The switching load presented by a power MOSFET is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g , the power that must dissipate when charging a capacitor is determined, which by using the equivalence $Q_g = C_{\text{LOAD}}V_{\text{DD}}$ is shown in the following equation.

$$P_G = C_{\text{LOAD}}V_{\text{DD}}^2f_{\text{SW}} = Q_gV_{\text{DD}}f_{\text{SW}} \quad (4)$$

Assuming that the UCC27624-Q1 device is driving power MOSFET with 60 nC of gate charge ($Q_g = 60\text{ nC}$ at $V_{\text{DD}} = 12\text{ V}$) on each output, the gate charge related power loss is calculated using the equation below.

$$P_G = 2 \times 60\text{nC} \times 12\text{V} \times 300\text{kHz} = 0.432\text{W} \quad (5)$$

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET turns on or turns off. Half of the total power is dissipated when the load capacitor is charged during turn-on, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows:

$$P_{\text{SW}} = 0.5 \times Q_G \times V_{\text{DD}} \times f_{\text{SW}} \times \left(\frac{R_{\text{OFF}}}{R_{\text{OFF}} + R_{\text{GATE}}} + \frac{R_{\text{ON}}}{R_{\text{ON}} + R_{\text{GATE}}} \right) \quad (6)$$

where

- $R_{\text{OFF}} = R_{\text{OL}}$
- R_{ON} (effective resistance of pull-up structure)

The above equation is necessary when the external gate resistor is large enough to reduce the peak current of the driver. In addition to the above gate-charge related power dissipation, dissipation in the driver is related to the power associated with the quiescent bias current consumed by the device to bias all internal circuits such as input stage (with pullup and pulldown resistors), enable, and UVLO sections. As shown in the electrical characteristics table, the quiescent current is less than 1 mA. The power loss due to DC current consumption of the driver internal circuit can be calculated as below.

$$P_Q = I_{\text{DD}}V_{\text{DD}} \quad (7)$$

Assuming total internal current consumption to be 0.6 mA (typical) at bias voltage of 12 V, the DC power loss in the driver is:

$$P_Q = 0.6\text{ mA} \times 12\text{V} = 7.2\text{mW} \quad (8)$$

This power loss is insignificant compared to gate charge related power dissipation calculated earlier.

With a 12-V supply, the bias current is estimated as follows, with an additional 0.6-mA overhead for the quiescent consumption:

$$I_{DD} \sim \frac{P_G}{V_{DD}} = \frac{0.432 \text{ W}}{12 \text{ V}} = 0.036 \text{ A} \quad (9)$$

If the gate driver is used with inductive load, then special attention should be paid to the ringing on each pin of the gate driver device. The ringing should not exceed the recommended operating rating of the pin.

7.2.3 Application Curves

The figures below show the typical switching characteristics of the UCC27624-Q1 device used in high-voltage boost converter application. In this application, the UCC27624-Q1 is driving the IGBT switch that has a gate charge of 110 nC.





図 7-3. UCC27624-Q1 Used to Drive IGBT in the Boost Converter



Vin = 210 V, Vout = 235 V, Iout = 1.14 A, Fsw = 125 kHz,
driver supply voltage = 15 V, gate resistor = 0 Ω

図 7-4. Turn-On Propagation Delay Waveform



Vin = 210 V, Vout = 235 V, Iout = 1.14 A, Fsw = 100 kHz,
driver supply voltage = 15 V, gate resistor = 0 Ω

図 7-5. Turn-Off Propagation Delay Waveform

8 Power Supply Recommendations

The bias supply voltage range for the UCC27624-Q1 device is rated to operate is from 4.5 V to 26 V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the V_{DD} pin supply circuit blocks. If the driver is in a UVLO condition when the V_{DD} pin voltage is below the VDD UVLO turn-on (rising) threshold, the UVLO protection feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 30-V absolute maximum voltage rating of the VDD pin of the device (which is a stress rating). It is necessary to have sufficient margin from the absolute maximum rating of the device to realize full operating life of the device. Therefore, the upper limit of recommended voltage of the VDD pin is 26 V.

The UVLO protection feature also has a hysteresis function. This means, when the VDD pin bias voltage exceeds the rising threshold voltage, the device begins to operate normally. If the VDD bias voltage drops below the rising threshold while on, the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification of the falling threshold. Therefore, while operating at or near the 4.5-V, design engineer should ensure that the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device. Otherwise, the device output may turn-off. During system shutdown, the device operation continues until the VDD pin voltage has dropped below the VDD turn-off (falling) threshold, which must be accounted for while evaluating system shutdown timing or sequencing requirements. At system startup, the device does not begin operation until the VDD pin voltage has exceeded VDD turn-on (rising) threshold.

The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUTA/B pin is also supplied through the same VDD pin capacitor, is important. As a result, every time a current is sourced out of the output pins, a corresponding current pulse is delivered into the device through the VDD pin. Thus, ensure that the local bypass capacitors are provided between the VDD and GND pins and locate them as close to the device pins as possible for the purpose of decoupling. A low ESR, ceramic surface mount capacitor is required. TI recommends having two capacitors: a 0.1- μ F ceramic surface-mount capacitor placed less than 1 mm from the VDD pin of the device and another larger ceramic capacitor ($\geq 1 \mu$ F) must be connected in parallel.

UCC27624-Q1 is a high-current gate driver. If the gate driver is placed far from the switching power device, such as a MOSFET, then that could create a large inductive loop. A large inductive loop may cause excessive ringing on any and all pins of the gate driver. This may result in stress that exceeds device recommended ratings. Therefore, place the gate driver as close to the switching power device as possible. Also, use an external gate resistor to damp any ringing due to the high switching currents and board parasitic elements.


9 Layout

9.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. The UCC27624-Q1 gate driver incorporates small propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power MOSFET to facilitate very quick voltage transitions. Very high di/dt causes unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are recommended when designing with these high-speed drivers.

- Place the driver IC as close as possible to the power device in order to minimize the length of high-current traces between the driver IC output pins and the gate of the switching power device.
- Place the VDD bypass capacitors between VDD and GND as close as possible to the driver IC with minimal trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD pin, during turn-on of power MOSFET. The use of low inductance surface-mounted-device (SMD) components such as 50V rated X7R chip capacitors are highly recommended.
- The turn-on and turn-off current loop paths (driver device, power MOSFET and VDD bypass capacitor) must be minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established in these loops at two instances, namely during turn-on and turn-off transients, which induces significant voltage transients on the output pin of the driver device and Gate of the power MOSFET.
- Wherever possible, parallel the source and return traces to take advantage of flux cancellation.
- Separate power traces and signal traces, such as output and input signals.
- To minimize switch node transients and ringing, adding some gate resistance and/or snubbers on the power devices may be necessary. These measures may also reduce EMI.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver is connected to the other circuit nodes such as source of power MOSFET and ground of PWM controller at one, single point. The connected paths must be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT pin of the driver IC may corrupt the input signals of the driver IC. The ground plane must not be a conduction path for any high current (power stage) loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well
- External gate resistor and parallel diode-resistor combination may come in handy when replacing any gate driver IC with UCC27624-Q1 device in existing or new designs, specifically if they do not have the same drive strength.

9.2 Layout Example



9-1. UCC27624-Q1 Layout Example

9.3 Thermal Considerations

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a gate driver device to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced, while keeping the junction temperature within the specified limit. For detailed information regarding the thermal information table, please refer to the [Semiconductor and IC Package Thermal Metrics Application Note \(SPRA953\)](#).

Among the different package options available for the UCC27624-Q1 device, power dissipation capability of the DGN package is of particular mention. The VSSOP-8 (DGN) package offers thermal pad for removing the heat from the semiconductor junction through the bottom of the package. This pad is soldered to the copper on the printed circuit board directly underneath the device package, reducing the thermal resistance to a very low value. This allows a significant improvement in heat-sinking over the D package. The printed circuit board must be designed with thermal lands and thermal vias to complete the heat removal subsystem. Note that the exposed pads in the VSSOP-8 package are not directly connected to any leads of the package, however, PowerPAD is thermally connected to the substrate of the device. TI recommends to externally connect the exposed pads to GND pin of the driver IC in PCB layout.

10 Device and Documentation Support

10.1 Device Support

10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

10.4 Trademarks

PowerPAD™ is a trademark of Texas Instruments.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision B (November 2022) to Revision C (May 2024) | Page |
|--|------|
| • DSD パッケージを追加..... | 1 |

| Changes from Revision A (May 2022) to Revision B (November 2022) | Page |
|--|------|
| • ステータスを「事前情報」から「量産データ」に変更..... | 1 |

| Changes from Revision * (March 2022) to Revision A (May 2022) | Page |
|---|------|
| • 車載用認定を追加。..... | 1 |

- Updated ESD ratings.....4
-

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| UCC27624QDGNRQ1 | Active | Production | HVSSOP (DGN) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 150 | 624Q |
| UCC27624QDGNRQ1.A | Active | Production | HVSSOP (DGN) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 150 | 624Q |
| UCC27624QDRQ1 | Active | Production | SOIC (D) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 150 | 27624Q |
| UCC27624QDRQ1.A | Active | Production | SOIC (D) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 150 | 27624Q |
| UCC27624QDSDRQ1 | Active | Production | SON (DSD) 8 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 150 | 624QSD |
| UCC27624QDSDRQ1.A | Active | Production | SON (DSD) 8 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 150 | 624QSD |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC27624-Q1 :

- Catalog : [UCC27624](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| UCC27624QDGNRQ1 | HVSSOP | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| UCC27624QDRQ1 | SOIC | D | 8 | 3000 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| UCC27624QDSDRQ1 | SON | DSD | 8 | 5000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UCC27624QDGNRQ1 | HVSSOP | DGN | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| UCC27624QDRQ1 | SOIC | D | 8 | 3000 | 353.0 | 353.0 | 32.0 |
| UCC27624QSDRQ1 | SON | DSD | 8 | 5000 | 367.0 | 367.0 | 35.0 |

GENERIC PACKAGE VIEW


DSD 8

WSON - 0.8 mm max height



3 X 3, 0.8 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4227007/A



4226923/A 06/2021


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


DSD0008B

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4226923/A 06/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSD0008B

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
82% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4226923/A 06/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225482/B



4229130/B 05/2024

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.
6. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4229130/B 05/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

| STENCIL THICKNESS | SOLDER STENCIL OPENING |
|-------------------|------------------------|
| 0.1 | 1.91 X 2.01 |
| 0.125 | 1.71 X 1.80 (SHOWN) |
| 0.15 | 1.56 X 1.64 |
| 0.175 | 1.45 X 1.52 |

4229130/B 05/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月