

# INA186 イネーブル搭載、双方向、低消費電力、ゼロドリフト、 広いダイナミック・レンジの電流センス・アンプ

## 1 特長

- 広い同相電圧範囲 ( $V_{CM}$ ) :  
–  $-0.2V \sim +40V$ 、
- 低入力バイアス電流 ( $I_{IB}$ ) :  $500pA$  (標準値)  
(マイクロアンペアの電流測定が可能)
- 低消費電力 :
  - 低電源電圧 ( $V_S$ ) :  $1.7V \sim 5.5V$
  - 低静止電流 ( $I_Q$ ) :  $48\mu A$  (標準値)
- 精度 :
  - 同相電圧除去比 :  $120dB$  (最小値)
  - ゲイン誤差 ( $E_G$ ) :  $\pm 1\%$  (最大値)
  - ゲイン・ドリフト :  $10ppm/^\circ C$  (最大値)
  - 入力オフセット電圧 ( $V_{OS}$ ) :  $\pm 50\mu V$  (最大値)
  - オフセット・ドリフト :  $0.5\mu V/^\circ C$  (最大値)
- 双方向の電流センス機能
- ゲイン・オプション :
  - INA186A1 :  $25V/V$
  - INA186A2 :  $50V/V$
  - INA186A3 :  $100V/V$
  - INA186A4 :  $200V/V$
  - INA186A5 :  $500V/V$

## 2 アプリケーション

- 標準的ノート PC
- スマートフォン
- コンシューマ向けバッテリー・チャージャ
- ベースバンド・ユニット (BBU)
- 商用ネットワークとサーバーの PSU (電源)
- バッテリー試験装置

## 3 概要

INA186 は低消費電力、電圧出力、電流センス・アンプです (電流シャント・モニタともいいます)。このデバイスは一般に、過電流保護、システム最適化のための高精度な電流測定、または閉ループ帰還回路に使用されます。INA186 は、電源電圧にかかわらず  $-0.2V \sim +40V$  の同相電圧範囲でシャントの両端の電圧降下を検出できます。


INA186 は入力バイアス電流が低いことから、より大きな電流センス抵抗を使用できるため、 $\mu A$  の範囲で正確に電流を測定できます。ゼロドリフト・アーキテクチャによりオフセット電圧が低いため、電流測定のダイナミック・レンジが拡大されます。この特長により、電力損失の小さい小型のセンス抵抗を使用しながら、正確な電流測定を行えます。

INA186 は  $1.7V \sim 5.5V$  の単一電源で動作し、消費電流はイネーブル時に最大  $90\mu A$  です。5 種類の固定ゲイン品 ( $25V/V$ 、 $50V/V$ 、 $100V/V$ 、 $200V/V$ 、 $500V/V$ ) を提供しています。このデバイスは  $-40^\circ C \sim +125^\circ C$  の温度範囲で動作が規定されており、SC70、SOT-23-THIN、DSBGA パッケージで供給されます。SC70 および SOT-23 (DDF) パッケージ品は双方向電流測定に対応しています。一方、DSBGA パッケージ品は一方方向の電流測定のみに対応しています。

表 3-1. 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
INA186	SC70 (6)	2.00mm × 1.25mm
	SOT-23 (8)	2.90mm × 1.60mm
	DSBGA (6)	1.17mm × 0.765mm

(1) 利用可能なパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。



## 代表的なアプリケーション



## Table of Contents

<b>1 特長</b> .....	1	<b>8 Application and Implementation</b> .....	18
<b>2 アプリケーション</b> .....	1	8.1 Application Information.....	18
<b>3 概要</b> .....	1	8.2 Typical Applications.....	23
<b>4 Revision History</b> .....	2	<b>9 Power Supply Recommendations</b> .....	24
<b>5 Pin Configuration and Functions</b> .....	3	<b>10 Layout</b> .....	25
<b>6 Specifications</b> .....	4	10.1 Layout Guidelines.....	25
6.1 Absolute Maximum Ratings .....	4	10.2 Layout Examples.....	25
6.2 ESD Ratings .....	4	<b>11 Device and Documentation Support</b> .....	28
6.3 Recommended Operating Conditions .....	4	11.1 Documentation Support.....	28
6.4 Thermal Information .....	4	11.2 ドキュメントの更新通知を受け取る方法.....	28
6.5 Electrical Characteristics .....	5	11.3 サポート・リソース.....	28
6.6 Typical Characteristics.....	6	11.4 Trademarks.....	28
<b>7 Detailed Description</b> .....	11	11.5 静電気放電に関する注意事項.....	28
7.1 Overview.....	11	11.6 用語集.....	28
7.2 Functional Block Diagram.....	11	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	28
7.3 Feature Description.....	12		
7.4 Device Functional Modes.....	14		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision A (November 2019) to Revision B (July 2021)</b>	<b>Page</b>
• YFD (DSBGA) パッケージと関連する内容をデータシートに追加.....	1
• Changed <i>Overview</i> section.....	11
• Added ENABLE pin information to the <i>Functional Block Diagram</i> .....	11
• Added REF pin information to the <i>Bidirectional Current Monitoring</i> section.....	12
• Changed graphics in the <i>Basic Connections</i> section.....	18
• Added REF pin information to the <i>R<sub>SENSE</sub> and Device Gain Selection</i> section.....	19
• Added the YFD (DSBGA) layout example to <i>Layout Examples</i> .....	25

---

<b>Changes from Revision * (April 2019) to Revision A (November 2019)</b>	<b>Page</b>
• DDF (SOT-23) パッケージと関連する内容をデータシートに追加.....	1

## 5 Pin Configuration and Functions




图 5-1. DCK Package 6-Pin SC70 Top View




图 5-2. YFD Package 6-Pin DSBGA Top View




图 5-3. DDF Package 8-Pin SOT-23 Top View

表 5-1. Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	DCK (SC70)	DDF (SOT-23)	YFD (DSBGA)		
ENABLE	—	2	B3	Digital input	Enable Pin. When this pin is driven to VS, the device is on and functions as a current sense amplifier. When this pin is driven to GND, the device is off, the supply current is reduced, and the output is placed in a high-impedance state. This pin must be driven externally, or connected to VS if not used. DDF and YFD packages only.
GND	2	4	B2	Analog	Ground
IN-	5	8	B1	Analog input	Current-sense amplifier negative input. For high-side applications, connect to load side of sense resistor. For low-side applications, connect to ground side of sense resistor.
IN+	4	7	A1	Analog input	Current-sense amplifier positive input. For high-side applications, connect to bus voltage side of sense resistor. For low-side applications, connect to load side of sense resistor.
NC	—	6	—	—	No internal connection. Can be left floating, grounded, or connected to supply.
OUT	6	5	A3	Analog output	OUT pin. This pin provides an analog voltage output that is the gained up voltage difference from the IN+ to the IN- pins, and is offset by the voltage applied to the REF pin.
REF	1	3	—	Analog input	Reference input. Enables bidirectional current sensing with an externally applied voltage. DCK and DDF packages only. Devices without a REF pin have the REF node grounded internally.
VS	3	1	A2	Analog	Power supply, 1.7 V to 5.5 V

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>S</sub>	Supply voltage		6	V	
V <sub>IN+</sub> , V <sub>IN-</sub>	Analog inputs	Differential (V <sub>IN+</sub> ) – (V <sub>IN-</sub> ) <sup>(2)</sup>	–42	42	V
		V <sub>IN+</sub> , V <sub>IN-</sub> , with respect to GND <sup>(3)</sup>	GND – 0.3	42	
V <sub>ENABLE</sub>	ENABLE	GND – 0.3	6	V	
	REF, OUT <sup>(3)</sup>	GND – 0.3	(V <sub>S</sub> ) + 0.3	V	
	Input current into any pin <sup>(3)</sup>		5	mA	
T <sub>A</sub>	Operating temperature	–55	150	°C	
T <sub>J</sub>	Junction temperature		150	°C	
T <sub>stg</sub>	Storage temperature	–65	150	°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V<sub>IN+</sub> and V<sub>IN-</sub> are the voltages at the IN+ and IN– pins, respectively.
- (3) Input voltage at any pin may exceed the voltage shown if the current at that pin is limited to 5 mA.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common-mode input range	GND – 0.2		40	V
V <sub>IN+</sub> , V <sub>IN-</sub>	Input pin voltage range	GND – 0.2		40	V
V <sub>S</sub>	Operating supply voltage	1.7		5.5	V
V <sub>REF</sub>	Reference pin voltage range	GND		V <sub>S</sub>	V
T <sub>A</sub>	Operating free-air temperature	–40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA186			UNIT
		YFD (DSBGA)	DCK (SC70)	DDF (SOT23)	
		6 PINS	6 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	141.4	170.7	137.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	1.1	132.7	38.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	45.7	65.3	57.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	45.7	5.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	45.3	65.2	56.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$ ,  $V_S = 1.8\text{ V to } 5.0\text{ V}$ ,  $V_{\text{IN}+} = 12\text{ V}$ ,  $V_{\text{REF}} = V_S / 2$ , and  $V_{\text{ENABLE}} = V_S$  (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT</b>						
CMRR	Common-mode rejection ratio	$V_{\text{SENSE}} = 0\text{ mV}$ , $V_{\text{IN}+} = -0.1\text{ V to } 40\text{ V}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$	120	150		dB
$V_{\text{OS}}$	Offset voltage, RTI <sup>(1)</sup>	$V_S = 1.8\text{ V}$ , $V_{\text{SENSE}} = 0\text{ mV}$		-3	±50	μV
$dV_{\text{OS}}/dT$	Offset drift, RTI	$V_{\text{SENSE}} = 0\text{ mV}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		0.05	0.5	μV/°C
PSRR	Power-supply rejection ratio, RTI	$V_{\text{SENSE}} = 0\text{ mV}$ , $V_S = 1.7\text{ V to } 5.5\text{ V}$		-1	±10	μV/V
$I_{\text{IB}}$	Input bias current	$V_{\text{SENSE}} = 0\text{ mV}$		0.5	3	nA
$I_{\text{IO}}$	Input offset current	$V_{\text{SENSE}} = 0\text{ mV}$		±0.07		nA
<b>OUTPUT</b>						
G	Gain	A1 devices		25		V/V
		A2 devices		50		
		A3 devices		100		
		A4 devices		200		
		A5 devices		500		
$E_G$	Gain error	$V_{\text{OUT}} = 0.1\text{ V to } V_S - 0.1\text{ V}$		-0.04%	±1%	
	Gain error drift	$T_A = -40^\circ\text{C to } +125^\circ\text{C}$		2	10	ppm/°C
	Nonlinearity error	$V_{\text{OUT}} = 0.1\text{ V to } V_S - 0.1\text{ V}$		±0.01%		
RVRR	Reference voltage rejection ratio	$V_{\text{REF}} = 100\text{ mV to } V_S - 100\text{ mV}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		±2	±10	μV/V
	Maximum capacitive load	No sustained oscillation		1		nF
<b>VOLTAGE OUTPUT</b>						
$V_{\text{SP}}$	Swing to $V_S$ power-supply rail	$V_S = 1.8\text{ V}$ , $R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$		$(V_S) - 20$	$(V_S) - 40$	mV
$V_{\text{SN}}$	Swing to GND	$V_S = 1.8\text{ V}$ , $R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$ , $V_{\text{SENSE}} = -10\text{ mV}$ , $V_{\text{REF}} = 0\text{ V}$		$(V_{\text{GND}}) + 0.05$	$(V_{\text{GND}}) + 1$	mV
$V_{\text{ZL}}$	Zero current output voltage	$V_S = 1.8\text{ V}$ , $R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$ , $V_{\text{SENSE}} = 0\text{ mV}$ , $V_{\text{REF}} = 0\text{ V}$		$(V_{\text{GND}}) + 2$	$(V_{\text{GND}}) + 10$	mV
<b>FREQUENCY RESPONSE</b>						
BW	Bandwidth	A1 devices, $C_{\text{LOAD}} = 10\text{ pF}$		45		kHz
		A2 devices, $C_{\text{LOAD}} = 10\text{ pF}$		37		
		A3 devices, $C_{\text{LOAD}} = 10\text{ pF}$		35		
		A4 devices, $C_{\text{LOAD}} = 10\text{ pF}$		33		
		A5 devices, $C_{\text{LOAD}} = 10\text{ pF}$		27		
SR	Slew rate	$V_S = 5.0\text{ V}$ , $V_{\text{OUT}} = 0.5\text{ V to } 4.5\text{ V}$		0.3		V/μs
$t_s$	Settling time	From current step to within 1% of final value		30		μs
<b>NOISE, RTI<sup>(1)</sup></b>						
	Voltage noise density			75		nV/√Hz
<b>ENABLE</b>						
$I_{\text{EN}}$	Leakage input current	$0\text{ V} \leq V_{\text{ENABLE}} \leq V_S$		1	100	nA
$V_{\text{IH}}$	High-level input voltage	DDF Package	$0.7 \times V_S$		6	V
$V_{\text{IL}}$	Low-level input voltage		0		$0.3 \times V_S$	V
$V_{\text{HYS}}$	Hysteresis			300		mV
$V_{\text{IH}}$	High-level input voltage	YFD package	1.35		5.5	V
$V_{\text{IL}}$	Low-level input voltage		0		0.4	V
$V_{\text{HYS}}$	Hysteresis			100		mV
$I_{\text{ODIS}}$	Output leakage disabled	$V_S = 5.0\text{ V}$ , $V_{\text{OUT}} = 0\text{ V to } 5.0\text{ V}$ , $V_{\text{ENABLE}} = 0\text{ V}$		1	5	μA
<b>POWER SUPPLY</b>						
$I_Q$	Quiescent current	$V_S = 1.8\text{ V}$ , $V_{\text{SENSE}} = 0\text{ mV}$		48	65	μA
		$V_S = 1.8\text{ V}$ , $V_{\text{SENSE}} = 0\text{ mV}$ , $T_A = -40^\circ\text{C to } +125^\circ\text{C}$			90	μA


at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$ ,  $V_S = 1.8\text{ V to } 5.0\text{ V}$ ,  $V_{\text{IN}+} = 12\text{ V}$ ,  $V_{\text{REF}} = V_S / 2$ , and  $V_{\text{ENABLE}} = V_S$  (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
$I_{\text{QDIS}}$	Quiescent current disabled	$V_{\text{ENABLE}} = 0\text{ V}$ , $V_{\text{SENSE}} = 0\text{ mV}$		10	100	nA


(1) RTI = referred-to-input.

### 6.6 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$ ,  $V_S = 1.8\text{ V to } 5.0\text{ V}$ ,  $V_{\text{IN}+} = 12\text{ V}$ ,  $V_{\text{REF}} = V_S / 2$ ,  $V_{\text{ENABLE}} = V_S$ , and for all gain options (unless otherwise noted)




**6-1. Gain vs. Frequency**  
 $V_S = 5\text{ V}$



**6-2. Power-Supply Rejection Ratio vs. Frequency**  
 $V_S = 5\text{ V}$



**6-3. Common-Mode Rejection Ratio vs. Frequency**  
A3 devices



**6-4. Output Voltage Swing vs. Output Current**  
 $V_S = 1.8\text{ V}$

### 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$ ,  $V_S = 1.8\text{ V to } 5.0\text{ V}$ ,  $V_{\text{IN}+} = 12\text{ V}$ ,  $V_{\text{REF}} = V_S / 2$ ,  $V_{\text{ENABLE}} = V_S$ , and for all gain options (unless otherwise noted)




图 6-5. Output Voltage Swing vs. Output Current




图 6-6. Input Bias Current vs. Common-Mode Voltage




图 6-7. Input Bias Current vs. Common-Mode Voltage (Shutdown)




图 6-8. Quiescent Current vs. Temperature (Enabled)




图 6-9. Quiescent Current vs. Temperature (Disabled)






图 6-10. Quiescent Current vs. Common-Mode Voltage

### 6.6 Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$ ,  $V_S = 1.8\text{ V to } 5.0\text{ V}$ ,  $V_{\text{IN}+} = 12\text{ V}$ ,  $V_{\text{REF}} = V_S / 2$ ,  $V_{\text{ENABLE}} = V_S$ , and for all gain options (unless otherwise noted)




6-11. Input-Referred Voltage Noise vs. Frequency




6-12. 0.1-Hz to 10-Hz Voltage Noise (Referred-To-Input)




6-13. Step Response (10-mV<sub>PP</sub> Input Step)



6-14. Common-Mode Voltage Transient Response



6-15. Inverting Differential Input Overload




6-16. Noninverting Differential Input Overload




## 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$ ,  $V_S = 1.8\text{ V to } 5.0\text{ V}$ ,  $V_{\text{IN}+} = 12\text{ V}$ ,  $V_{\text{REF}} = V_S / 2$ ,  $V_{\text{ENABLE}} = V_S$ , and for all gain options (unless otherwise noted)




$V_S = 5.0\text{ V}$ , A3 devices

**6-17. Start-Up Response**




$V_S = 5.0\text{ V}$ , A3 devices

**6-18. Brownout Recovery**




$V_S = 5.0\text{ V}$ , A3 devices

**6-19. Enable and Disable Response**




$V_S = 5.0\text{ V}$ ,  $V_{\text{REF}} = 2.5\text{ V}$ , A1 devices

**6-20. IB+ and IB- vs. Differential Input Voltage**



$V_S = 5.0\text{ V}$ ,  $V_{\text{REF}} = 2.5\text{ V}$ , A2, A3, A4, A5 devices

**6-21. IB+ and IB- vs. Differential Input Voltage**





$V_S = 5.0\text{ V}$ ,  $V_{\text{ENABLE}} = 0\text{ V}$ ,  $V_{\text{REF}} = 2.5\text{ V}$

**6-22. Output Leakage vs. Output Voltage (A1, A2, and A3 Devices)**

### 6.6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$ ,  $V_S = 1.8\text{ V to } 5.0\text{ V}$ ,  $V_{\text{IN}+} = 12\text{ V}$ ,  $V_{\text{REF}} = V_S / 2$ ,  $V_{\text{ENABLE}} = V_S$ , and for all gain options (unless otherwise noted)




## 7 Detailed Description

### 7.1 Overview

The INA186 is a low bias current, low offset, 40-V common-mode, current-sensing amplifier. The DDF SOT-23 and YFD DSBGA packages also come with an enable pin. The INA186 is a specially designed, current-sensing amplifier that accurately measures voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage. Current is measured on input voltage rails as high as 40 V at  $V_{IN+}$  and  $V_{IN-}$ , with a supply voltage,  $V_S$ , as low as 1.7 V. When disabled, the output goes to a high-impedance state, and the supply current draw is reduced to less than 0.1  $\mu\text{A}$ . The INA186 is intended for use in both low-side and high-side current-sensing configurations where high accuracy and low current consumption are required.

### 7.2 Functional Block Diagram



1. The ENABLE pin is available only in the DDF and YFD packages.
2. YFD packages without a REF pin have this node internally connected to GND.

## 7.3 Feature Description

### 7.3.1 Precision Current Measurement

The INA186 allows for accurate current measurements over a wide dynamic range. The high accuracy of the device is attributable to the low gain error and offset specifications. The offset voltage of the INA186 is less than  $\pm 50 \mu\text{V}$ . In this case, the low offset improves the accuracy at light loads when  $V_{\text{IN}+}$  approaches  $V_{\text{IN}-}$ . Another advantage of low offset is the ability to use a lower-value shunt resistor that reduces the power loss in the current-sense circuit, and improves the power efficiency of the end application.

The maximum gain error of the INA186 is specified at  $\pm 1\%$ . As the sensed voltage becomes much larger than the offset voltage, the gain error becomes the dominant source of error in the current-sense measurement. When the device monitors currents near the full-scale output range, the total measurement error approaches the value of the gain error.

### 7.3.2 Low Input Bias Current

The INA186 is different from many current-sense amplifiers because this device offers very low input bias current. The low input bias current of the INA186 has three primary benefits.

The first benefit is the reduction of the current consumed by the device. Classical current-sense amplifier topologies typically consume tens of microamps of current at the inputs. For these amplifiers, the input current is the result of the resistor network that sets the gain and additional current to bias the input amplifier. To reduce the bias current to near zero, the INA186 uses a capacitively coupled amplifier on the input stage, followed by a difference amplifier on the output stage.

The second benefit of low bias current is the ability to use input filters to reject high-frequency noise before the signal is amplified. In a traditional current-sense amplifier, the addition of input filters comes at the cost of reduced accuracy. However, as a result of the low bias currents, input filters have little effect on the measurement accuracy of the INA186.

The third benefit of low bias current is the ability to use a larger current-sense resistor. This ability allows the device to accurately monitor currents as low as  $1 \mu\text{A}$ .

### 7.3.3 Low Quiescent Current With Output Enable

The device features low quiescent current ( $I_Q$ ), while still providing sufficient small-signal bandwidth to be usable in most applications. The quiescent current of the INA186 is only  $48 \mu\text{A}$  (typical), while providing a small-signal bandwidth of  $35 \text{ kHz}$  in a gain of 100. The low  $I_Q$  and good bandwidth allow the device to be used in many portable electronic systems without excessive drain on the battery. Because many applications only need to periodically monitor current, the INA186 features an enable pin that turns off the device until needed. When in the disabled state, the INA186 typically draws  $10 \text{ nA}$  of total supply current.

### 7.3.4 Bidirectional Current Monitoring

The INA186 devices that feature a REF pin can sense current flow through a sense resistor in both directions. The bidirectional current-sensing capability is achieved by applying a voltage at the REF pin to offset the output voltage. A positive differential voltage sensed at the inputs results in an output voltage that is greater than the applied reference voltage. Likewise, a negative differential voltage at the inputs results in output voltage that is less than the applied reference voltage. Use [式 1](#) to calculate the output voltage of the current-sense amplifier.


$$V_{\text{OUT}} = (I_{\text{LOAD}} \times R_{\text{SENSE}} \times \text{GAIN}) + V_{\text{REF}} \quad (1)$$

where

- $I_{\text{LOAD}}$  is the load current to be monitored.
- $R_{\text{SENSE}}$  is the current-sense resistor.
- GAIN is the gain option of the selected device.
- $V_{\text{REF}}$  is the voltage applied to the REF pin.

### 7.3.5 High-Side and Low-Side Current Sensing

The INA186 supports input common-mode voltages from  $-0.2\text{ V}$  to  $+40\text{ V}$ . Because of the internal topology, the common-mode range is not restricted by the power-supply voltage ( $V_S$ ). With the ability to operate with common-mode voltages greater or less than  $V_S$ , [Figure 7-1](#) shows an example on how the INA186 can be used in high-side and low-side current-sensing applications.



**Figure 7-1. High-Side and Low-Side Sensing Connections**

### 7.3.6 High Common-Mode Rejection

The INA186 uses a capacitively coupled amplifier on the front end. Therefore, dc common-mode voltages are blocked from downstream circuits, resulting in very high common-mode rejection. Typically, the common-mode rejection of the INA186 is approximately 150 dB. The ability to reject changes in the dc common-mode voltage allows the INA186 to monitor both high-voltage and low-voltage rail currents with very little change in the offset voltage.

### 7.3.7 Rail-to-Rail Output Swing

The INA186 allows linear current-sensing operation with the output close to the supply rail and ground. The maximum specified output swing to the positive rail is  $V_S - 40\text{ mV}$ , and the maximum specified output swing to GND is only  $GND + 1\text{ mV}$ . The close-to-rail output swing is useful to maximize the usable output range, particularly when operating the device from a 1.8-V supply.

## 7.4 Device Functional Modes


### 7.4.1 Normal Operation


The INA186 is in normal operation when the following conditions are met:

- The power-supply voltage ( $V_S$ ) is between 1.7 V and 5.5 V.
- The common-mode voltage ( $V_{CM}$ ) is within the specified range of  $-0.2$  V to  $+40$  V.
- The maximum differential input signal times the gain plus  $V_{REF}$  is less than the positive swing voltage  $V_{SP}$ .
- The ENABLE pin is driven or connected to  $V_S$ .
- The minimum differential input signal times the gain plus  $V_{REF}$  is greater than the zero load swing to GND,  $V_{ZL}$  (see [Rail-to-Rail Output Swing](#)).

For devices that do not feature a REF pin that value for  $V_{REF}$  will be zero. During normal operation, this device produces an output voltage that is the *amplified* representation of the difference voltage from  $IN+$  to  $IN-$  plus the voltage applied to the REF pin.

### 7.4.2 Unidirectional Mode

This device can be configured to monitor current flowing in one direction (unidirectional) or in both directions (bidirectional) depending on how the REF pin is connected.  7-2 shows the most common case is unidirectional where the output is set to ground when no current is flowing by connecting the REF pin to ground. When the current flows from the bus supply to the load, the input voltage from  $IN+$  to  $IN-$  increases and causes the output voltage at the OUT pin to increase.





 7-2. Typical Unidirectional Application

The linear range of the output stage is limited by how close the output voltage can approach ground under zero input conditions. The zero current output voltage of the INA186 is very small and for most unidirectional applications the REF pin is simply grounded. However, if the measured current multiplied by the current sense resistor and device gain is less than the zero current output voltage, then bias the REF pin to a convenient value above the zero current output voltage to get the output into the linear range of the device. To limit common-mode rejection errors, buffer the reference voltage connected to the REF pin.

A less-frequently used output biasing method is to connect the REF pin to the power-supply voltage,  $V_S$ . This method results in the output voltage saturating at 40 mV less than the supply voltage when no differential input voltage is present. This method is similar to the output saturated low condition with no differential input voltage when the REF pin is connected to ground. The output voltage in this configuration only responds to currents that develop negative differential input voltage relative to the device  $IN-$  pin. Under these conditions, when

the negative differential input signal increases, the output voltage moves downward from the saturated supply voltage. The voltage applied to the REF pin must not exceed  $V_S$ .

Another use for the REF pin in unidirectional operation is to level shift the output voltage.  7-3 shows an application where the device ground is set to a negative voltage so currents biased to negative supplies, as seen in optical networking cards, can be measured. The GND of the INA186 can be set to negative voltages, as long as the inputs do not violate the common-mode range specification and the voltage difference between  $V_S$  and GND does not exceed 5.5 V. In this example, the output of the INA186 is fed into a positive-biased analog-to-digital converter (ADC). By grounding the REF pin, the voltages at the output will be positive and not damage the ADC. To make sure the output voltage never goes negative, the supply sequencing must be the positive supply first, followed by the negative supply.



 7-3. Using the REF Pin to Level-Shift Output Voltage

### 7.4.3 Bidirectional Mode

The INA186 is a bidirectional current-sense amplifier capable of measuring currents through a resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging and discharging operations where the current flowing through the resistor can change directions.




图 7-4. Bidirectional Application

By applying a voltage to the REF pin, 图 7-4 shows how you can measure this current flowing in both directions. The voltage applied to REF ( $V_{REF}$ ) sets the output state that corresponds to the zero-input level state. The output then responds by increasing above  $V_{REF}$  for positive differential signals (relative to the IN- pin) and responds by decreasing below  $V_{REF}$  for negative differential signals. This reference voltage applied to the REF pin can be set anywhere between 0 V to  $V_S$ . For bidirectional applications,  $V_{REF}$  is typically set at  $V_S/2$  for equal signal range in both current directions. In some cases,  $V_{REF}$  is set at a voltage other than  $V_S/2$ ; for example, when the bidirectional current and corresponding output signal do not need to be symmetrical.

### 7.4.4 Input Differential Overload

If the differential input voltage ( $V_{IN+} - V_{IN-}$ ) times gain exceeds the voltage swing specification, the INA186 drives its output as close as possible to the positive supply or ground, and does not provide accurate measurement of the differential input voltage. If this input overload occurs during normal circuit operation, then reduce the value of the shunt resistor or use a lower-gain version with the chosen sense resistor to avoid this mode of operation. If a differential overload occurs in a time-limited fault event, then the output of the INA186 returns to the expected value approximately 80  $\mu$ s after the fault condition is removed.




### 7.4.5 Shutdown

The INA186 features an active-high ENABLE pin that shuts down the device when pulled to ground. When the device is shut down, the quiescent current is reduced to 10 nA (typical), and the output goes to a high-impedance state. In a battery-powered application, the low quiescent current extends the battery lifetime when the current measurement is not needed. When the ENABLE pin is driven to the supply voltage, the device turns back on. The typical output settling time when enabled is 130  $\mu$ s.

The output of the INA186 goes to a high-impedance state when disabled. [Figure 7-5](#) shows how to connect multiple outputs of the INA186 together to a single ADC or measurement device.

When connected in this way, enable only one INA186 at a time, and make sure all devices have the same supply voltage.



**Figure 7-5. Multiplexing Multiple Devices With the ENABLE Pin**

## 8 Application and Implementation

### 注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The INA186 amplifies the voltage developed across a current-sensing resistor as current flows through the resistor to the load or ground. The high common-mode rejection of the INA186 makes it usable over a wide range of voltage rails while still maintaining an accurate current measurement.

#### 8.1.1 Basic Connections

図 8-1 shows the basic connections of the INA186. Place the device as close as possible to the current sense resistor and connect the input pins (IN+ and IN-) to the current sense resistor through kelvin connections. If present, the ENABLE pin must be controlled externally or connected to VS if not used.



- A. To help eliminate ground offset errors between the device and the analog-to-digital converter (ADC), connect the REF pin to the ADC reference input. When driving SAR ADCs, filter or buffer the output of the INA186 before connecting directly to the ADC.

図 8-1. Basic Connections

### 8.1.2 R<sub>SENSE</sub> and Device Gain Selection

The accuracy of any current-sense amplifier is maximized by choosing the current-sense resistor to be as large as possible. A large sense resistor maximizes the differential input signal for a given amount of current flow and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the current-sense resistor can be in a given application because of the resistor size and maximum allowable power dissipation. 式 2 gives the maximum value for the current-sense resistor for a given power dissipation budget:

$$R_{\text{SENSE}} < \frac{PD_{\text{MAX}}}{I_{\text{MAX}}^2} \quad (2)$$

where:

- PD<sub>MAX</sub> is the maximum allowable power dissipation in R<sub>SENSE</sub>.
- I<sub>MAX</sub> is the maximum current that will flow through R<sub>SENSE</sub>.

An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply voltage, V<sub>S</sub>, and device swing-to-rail limitations. In order to make sure that the current-sense signal is properly passed to the output, both positive and negative output swing limitations must be examined. 式 3 provides the maximum values of R<sub>SENSE</sub> and GAIN to keep the device from exceeding the positive swing limitation.

$$I_{\text{MAX}} \times R_{\text{SENSE}} \times \text{GAIN} < V_{\text{SP}} - V_{\text{REF}} \quad (3)$$

where:

- I<sub>MAX</sub> is the maximum current that will flow through R<sub>SENSE</sub>.
- GAIN is the gain of the current-sense amplifier.
- V<sub>SP</sub> is the positive output swing as specified in the data sheet.
- V<sub>REF</sub> is the externally applied voltage on the REF pin. This voltage is zero for devices without a REF pin.

To avoid positive output swing limitations when selecting the value of R<sub>SENSE</sub>, there is always a trade-off between the value of the sense resistor and the gain of the device under consideration. If the sense resistor selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device in order to avoid positive swing limitations.

The negative swing limitation places a limit on how small the sense resistor value can be for a given application. 式 4 provides the limit on the minimum value of the sense resistor.

$$I_{\text{MIN}} \times R_{\text{SENSE}} \times \text{GAIN} > V_{\text{SN}} - V_{\text{REF}} \quad (4)$$


where:

- I<sub>MIN</sub> is the minimum current that will flow through R<sub>SENSE</sub>.
- GAIN is the gain of the current-sense amplifier.
- V<sub>SN</sub> is the negative output swing of the device (see [Rail-to-Rail Output Swing](#)).
- V<sub>REF</sub> is the externally applied voltage on the REF pin. This voltage is zero for devices without a REF pin.

In addition to adjusting R<sub>SENSE</sub> and the device gain, the voltage applied to the REF pin can be slightly increased above GND to avoid negative swing limitations.


### 8.1.3 Signal Conditioning

When performing accurate current measurements in noisy environments, the current-sensing signal is often filtered. The INA186 features low input bias currents. Therefore, adding a differential mode filter to the input without sacrificing the current-sense accuracy is possible. Filtering at the input is advantageous because this action attenuates differential noise before the signal is amplified. [Figure 8-2](#) provides an example of how to use a filter on the input pins of the device.



**Figure 8-2. Filter at the Input Pins**

[Figure 8-2](#) shows the differential input impedance ( $R_{DIFF}$ ) limits the maximum value for  $R_F$ . [Figure 8-3](#) shows the value of  $R_{DIFF}$  is a function of the device temperature.



**Figure 8-3. Differential Input Impedance vs. Temperature**

As the voltage drop across the sense resistor ( $V_{\text{SENSE}}$ ) increases, the amount of voltage dropped across the input filter resistors ( $R_F$ ) also increases. The increased voltage drop results in additional gain error. The error caused by these resistors is calculated by the resistor divider equation shown in 式 5.

$$\text{Error(\%)} = \left( 1 - \frac{R_{\text{DIFF}}}{R_{\text{SENSE}} + R_{\text{DIFF}} + (2 \times R_F)} \right) \times 100 \quad (5)$$

where:

- $R_{\text{DIFF}}$  is the differential input impedance.
- $R_F$  is the added value of the series filter resistance.


The input stage of the INA186 uses a capacitive feedback amplifier topology in order to achieve high dc precision. As a result, periodic high-frequency shunt voltage (or current) transients of significant amplitude (10 mV or greater) and duration (hundreds of nanoseconds or greater) may be amplified by the INA186, even though the transients are greater than the device bandwidth. Use a differential input filter in these applications to minimize disturbances at the INA186 output.

The high input impedance and low bias current of the INA186 provide flexibility in the input filter design without impacting the accuracy of current measurement. For example, set  $R_F = 100 \Omega$  and  $C_F = 22 \text{ nF}$  to achieve a low-pass filter corner frequency of 36.2 kHz. These filter values significantly attenuate most unwanted high-frequency signals at the input without severely impacting the current sensing bandwidth or precision. If a lower corner frequency is desired, increase the value of  $C_F$ .

Filtering the input filters out differential noise across the sense resistor. If high-frequency, common-mode noise is a concern, add an RC filter from the OUT pin to ground. The RC filter helps filter out both differential and common mode noise, as well as internally generated noise from the device. The value for the resistance of the RC filter is limited by the impedance of the load. Any current drawn by the load manifests as an external voltage drop from the INA186 OUT pin to the load input. To select the optimal values for the output filter, use [Figure 6-24](#) and see the [Closed-Loop Analysis of Load-Induced Amplifier Stability Issues Using ZOUT](#) application report


### 8.1.4 Common-Mode Voltage Transients

With a small amount of additional circuitry, the INA186 can be used in circuits subject to transients that exceed the absolute maximum voltage ratings. The most simple way to protect the inputs from negative transients is to add resistors in series with the IN<sup>-</sup> and IN<sup>+</sup> pins. Use resistors that are 1 k $\Omega$  or less, and limit the current in the ESD structures to less than 5 mA. For example, using 1-k $\Omega$  resistors in series with the INA186 allows voltages as low as  $-5$  V, while limiting the ESD current to less than 5 mA. Use the circuits shown in [Figure 8-4](#) and [Figure 8-5](#) if protection from high-voltage or more-negative, common-voltage transients is needed. When implementing these circuits, use only Zener diodes or Zener-type transient absorbers (sometimes referred to as *transzorbs*); any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode (see [Figure 8-4](#)). Keep these resistors as small as possible; most often, use around 100  $\Omega$ . See [Signal Conditioning](#) for information on how larger values can be used with an effect on gain. This circuit limits only short-term transients; therefore, many applications are satisfied with a 100- $\Omega$  resistor along with conventional Zener diodes of the lowest acceptable power rating. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.



**Figure 8-4. Transient Protection Using Dual Zener Diodes**

In the event that low-power Zener diodes do not have sufficient transient absorption capability, a higher-power transzorb must be used. The most package-efficient solution involves using a single transzorb and back-to-back diodes between the device inputs, as shown in [Figure 8-5](#). The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples shown in [Figure 8-4](#) and [Figure 8-5](#), the total board area required by the INA186 with all protective components is less than that of an SO-8 package, and only slightly greater than that of an VSSOP-8 package.




**Figure 8-5. Transient Protection Using a Single Transzorb and Input Clamps**

For more information, see the [Current Shunt Monitor With Transient Robustness](#) reference design.

## 8.2 Typical Applications

The low input bias current of the INA186 allows accurate monitoring of small-value currents. To accurately monitor currents in the microamp range, increase the value of the sense resistor to increase the sense voltage so that the error introduced by the offset voltage is small. [Figure 8-6](#) shows the circuit configuration for monitoring low-value currents. As a result of the differential input impedance of the INA186, limit the value of  $R_{SENSE}$  to 1 k $\Omega$  or less for best accuracy.



**Figure 8-6. Microamp Current Measurement**

### 8.2.1 Design Requirements

[Table 8-1](#) lists the design requirements for the circuit shown in [Figure 8-6](#).

**Table 8-1. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Power-supply voltage ( $V_S$ )	5 V
Bus supply rail ( $V_{CM}$ )	12 V
Minimum sense current ( $I_{MIN}$ )	1 $\mu$ A
Maximum sense current ( $I_{MAX}$ )	150 $\mu$ A
Device gain (GAIN)	25 V/V
Reference voltage ( $V_{REF}$ )	0 V

### 8.2.2 Detailed Design Procedure

The maximum value of the current-sense resistor is calculated based on choice of gain, value of the maximum current to be sensed ( $I_{MAX}$ ), and the power-supply voltage ( $V_S$ ). When operating at the maximum current, the output voltage must not exceed the positive output swing specification,  $V_{SP}$ . Using 式 6, for the given design parameters the maximum value for  $R_{SENSE}$  is calculated to be 1.321 k $\Omega$ .

$$R_{SENSE} < \frac{V_{SP}}{I_{MAX} \times GAIN} \quad (6)$$

However, because this value exceeds the maximum recommended value for  $R_{SENSE}$ , a resistance value of 1 k $\Omega$  must be used. When operating at the minimum current value,  $I_{MIN}$  the output voltage must be greater than the swing to GND ( $V_{SN}$ ), specification. For this example, the output voltage at the minimum current is calculated using 式 7 to be 25 mV, which is greater than the value for  $V_{SN}$ .

$$V_{OUTMIN} = I_{MIN} \times R_{SENSE} \times GAIN \quad (7)$$

### 8.2.3 Application Curve

Figure 8-7 shows the output of the device under the conditions given in 表 8-1 and with  $R_{SENSE} = 1$  k $\Omega$ .




Figure 8-7. Typical Application DC Transfer Function

## 9 Power Supply Recommendations

The input circuitry of the INA186 accurately measures beyond the power-supply voltage,  $V_S$ . For example,  $V_S$  can be 5 V, whereas the bus supply voltage at  $IN+$  and  $IN-$  can be as high as 40 V. However, the output voltage range of the  $OUT$  pin is limited by the voltage on the  $VS$  pin. The INA186 also withstands the full differential input signal range up to 40 V at the  $IN+$  and  $IN-$  input pins, regardless of whether the device has power applied at the  $VS$  pin. There is no sequencing requirement for  $V_S$  and  $V_{IN+}$  or  $V_{IN-}$ .




## 10 Layout


### 10.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the device power supply and ground pins. The recommended value of this bypass capacitor is 0.1  $\mu\text{F}$ . Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- When routing the connections from the current-sense resistor to the device, keep the trace lengths as short as possible. The input filter capacitor  $C_F$  should be placed as close as possible to the input pins of the device.


### 10.2 Layout Examples



**10-1. Recommended Layout for SC70 (DCK) Package**



10-2. Recommended Layout for SOT-23 (DDF) Package



**图 10-3. Recommended Layout DSBGA (YFD) Package**

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following: Texas Instruments, [INA186EVM user's guide](#)

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「[更新の通知を受け取る](#)」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。


ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.6 用語集

**TI 用語集** この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**YFD0006-C02**

**PACKAGE OUTLINE**  
**DSBGA - 0.4 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

**EXAMPLE BOARD LAYOUT**

**YFD0006-C02**

**DSBGA - 0.4 mm max height**

DIE SIZE BALL GRID ARRAY



4224626/B 02/2019

NOTES: (continued)


- 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

## EXAMPLE STENCIL DESIGN

**YFD0006-C02**

**DSBGA - 0.4 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA186A1IDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1E7	<a href="#">Samples</a>
INA186A1IDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1E7	<a href="#">Samples</a>
INA186A1IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZLW	<a href="#">Samples</a>
INA186A1IDDFT	OBSOLETE	SOT-23-THIN	DDF	8		TBD	Call TI	Call TI	-40 to 125	1ZLW	
INA186A1IYFDR	ACTIVE	DSBGA	YFD	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1IJ	<a href="#">Samples</a>
INA186A2IDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1E8	<a href="#">Samples</a>
INA186A2IDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1E8	<a href="#">Samples</a>
INA186A2IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZMW	<a href="#">Samples</a>
INA186A2IDDFT	OBSOLETE	SOT-23-THIN	DDF	8		TBD	Call TI	Call TI	-40 to 125	1ZMW	
INA186A2IYFDR	ACTIVE	DSBGA	YFD	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1IK	<a href="#">Samples</a>
INA186A3IDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1E9	<a href="#">Samples</a>
INA186A3IDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1E9	<a href="#">Samples</a>
INA186A3IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZNW	<a href="#">Samples</a>
INA186A3IDDFT	OBSOLETE	SOT-23-THIN	DDF	8		TBD	Call TI	Call TI	-40 to 125	1ZNW	
INA186A3IYFDR	ACTIVE	DSBGA	YFD	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1IL	<a href="#">Samples</a>
INA186A4IDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1EA	<a href="#">Samples</a>
INA186A4IDCKT	OBSOLETE	SC70	DCK	6		TBD	Call TI	Call TI	-40 to 125	1EA	
INA186A4IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZOW	<a href="#">Samples</a>
INA186A4IDDFT	OBSOLETE	SOT-23-THIN	DDF	8		TBD	Call TI	Call TI	-40 to 125	1ZOW	
INA186A4IYFDR	ACTIVE	DSBGA	YFD	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1IM	<a href="#">Samples</a>
INA186A5IDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	1EB	<a href="#">Samples</a>
INA186A5IDCKT	OBSOLETE	SC70	DCK	6		TBD	Call TI	Call TI	-40 to 125	1EB	



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA186A5IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ZPW	<a href="#">Samples</a>
INA186A5IDDFT	OBSOLETE	SOT-23-THIN	DDF	8		TBD	Call TI	Call TI	-40 to 125	1ZPW	
INA186A5IYFDR	ACTIVE	DSBGA	YFD	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1IN	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF INA186 :**

- Automotive : [INA186-Q1](#)

## NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA186A1IDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA186A1IDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA186A1IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA186A1IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA186A2IDCKR	SC70	DCK	6	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
INA186A2IDCKT	SC70	DCK	6	250	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
INA186A2IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA186A2IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA186A3IDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA186A3IDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA186A3IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA186A3IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA186A4IDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA186A4IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA186A4IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA186A5IDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA186A5IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA186A5IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA186A1IDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA186A1IDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA186A1IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA186A1IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA186A2IDCKR	SC70	DCK	6	3000	210.0	185.0	35.0
INA186A2IDCKT	SC70	DCK	6	250	210.0	185.0	35.0
INA186A2IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA186A2IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA186A3IDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA186A3IDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA186A3IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA186A3IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA186A4IDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA186A4IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA186A4IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA186A5IDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA186A5IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA186A5IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0

# DDF0008A



# PACKAGE OUTLINE

## SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

# EXAMPLE BOARD LAYOUT

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024

NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.




# DCK0006A



# PACKAGE OUTLINE

SOT - 1.1 max height


SMALL OUTLINE TRANSISTOR




4214835/D 11/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214835/D 11/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.




YFD0006



# PACKAGE OUTLINE

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



4219510/A 11/2019

NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YFD0006

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4219510/A 11/2019

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YFD0006

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4219510/A 11/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated