



Support & ക training



**TUSB320, TUSB320I** JAJSN61F - MAY 2015 - REVISED MARCH 2022

# TUSB320 USB Type-C<sup>™</sup> 構成のチャネル・ロジックおよびポート制御、

# 1 特長

USB Type-C<sup>™</sup> 仕様 1.1

INSTRUMENTS


- USB Type-C 仕様 1.0 と下位互換
- 最大 3A の電流アドバタイズメントと検出をサポート
- モード構成

Texas

- ホストのみ DFP (ソース)
- デバイスのみ UFP (シンク)
- デュアル・ロール・ポート DRP
- チャネル構成 (CC)
  - USB ポート接続の検出
  - ケーブルの向きの検出
  - ロール(役割)の検出
  - Type-C 電流モード (デフォルト、中、高)
- V<sub>BUS</sub> 検出
- I<sup>2</sup>C または GPIO 制御
- I<sup>2</sup>C によるロール構成制御
- 電源電圧:2.7V~5V
- 低消費電流
- -40℃~85℃の産業用温度範囲

# 2 アプリケーション

- ホスト、デバイス、デュアル・ロール・ポートのアプリケー ション
- 携帯電話 / スマートフォン
- タブレットおよびノートブック PC
- USB ペリフェラル



概略回路図

# 3 概要

TUSB320 デバイスにより、USB Type-C ポートで、Type-C エコシステムに必要な構成チャネル (CC) ロジックが使 用可能になります。TUSB320 デバイスは、CC ピンを使 用してポートの接続 / 未接続、ケーブルの方向、役割の検 出、Type-C 電流モードのポート制御を判断します。 TUSB320 デバイスは下流向けポート (DFP)、上流向けポ ート (UFP)、またはデュアル・ロール・ポート (DRP) に構 成可能なため、あらゆるアプリケーションに適しています。

TUSB320 デバイスは、Type-C 仕様に従って DFP また は UFP として構成を交互に変更します。CC ロジック・ブ ロックは、USB ポートが接続されたかどうか、ケーブルの 方向、検出された役割を判断するために、CC1 および CC2 ピンのプルアップまたはプルダウン抵抗値を監視し ます。CC ロジックは、検出された役割に応じて、Type-C 電流モードをデフォルト、中、または高のいずれかとして検 出します。UFP および DRP モードでの正しい接続を判 定するため、V<sub>BUS</sub>検出が実装されています。

このデバイスは、広い電源電圧範囲において、低い消費 電力で動作します。TUSB320 デバイスには、産業用温度 範囲の製品と民生用温度範囲の製品があります。

#### **製品情報(1)**

部品番号	パッケージ	本体サイズ (公称)
TUSB320	X2QFN (12)	1.60mm × 1.60mm
TUSB320I	X2QFN (12)	1.60mm × 1.60mm

利用可能なパッケージについては、このデータシートの末尾にあ (1)る注文情報を参照してください。



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。





# **Table of Contents**

1	特長	1
	アプリケーション	
3	概要	1
	Revision History	
	Pin Configuration and Functions	
6	Specifications	5
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	5
	6.3 Recommended Operating Conditions	5
	6.4 Thermal Information	5
	6.5 Electrical Characteristics	
	6.6 Timing Requirements	
	6.7 Switching Characteristics	7
7	Detailed Description	9
	7.1 Overview	
	7.2 Functional Block Diagram	9
	7.3 Feature Description1	0
	7.4 Device Functional Modes1	3

7.5 Programming	. 15
7.6 Register Maps	. 16
8 Application and Implementation	.20
8.1 Application Information	. 20
8.2 Typical Application	.21
8.3 Initialization Set Up	
9 Power Supply Recommendations	27
10 Layout	.27
10.1 Layout Guidelines	
10.2 Layout Example	. 27
11 Device and Documentation Support	.28
11.1 Receiving Notification of Documentation Updates.	. 28
11.2 サポート・リソース	28
11.3 Trademarks	. 28
11.4 Electrostatic Discharge Caution	.28
11.5 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	. 28

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Chang	ges from Revision E (May 2017) to Revision F (March 2022)	Page
<ul> <li>文書</li> </ul>	書全体にわたって表、図、相互参照の採番方法を更新	1
• MIF	PI I3C 仕様と NXP の Inclusive Language Project に合うように、 データシート全体にわたって用語「	マスタ」を「コ
	<u>、</u> ローラ」に更新	
	ded the Junction Temperature to the Absolute Maximum Ratings section	
• Ch	anged the tCCCB_DEFAULT typical parameter from 168 ms to 133 ms	7
	ded Functional Block Diagram section	
Chang	ges from Revision D (October 2016) to Revision E (May 2017)	Page
	anged R <sub>VBUS</sub> values From: MIN = 891, TYP = 900, MAX = 909 KΩ To: MIN = 855, TYP = 887,	
Chang	ges from Revision C (September 2016) to Revision D (October 2016)	Page
• Ch	anged text for Pin 7 in the Pin Functions table From: "default current mode detected (H); media	um or high
cur	rrent mode detected (L)." To: "Refer to 表 7-3 for more details."	
• Ch	anged text for Pin 8 in the Pin Functions table From: "default or medium current mode detected	d (H); high
	rrent mode detected (L)." To: "Refer to 表 <mark>7-3</mark> for more details."	
Chang	ges from Revision B (March 2016) to Revision C (September 2016)	Page
Cha	anged pins CC1 and CC2 values From: MIN = -0.3 MAX = V <sub>DD</sub> + 0.3 To: MIN -0.3 MAX = 6 in 6.1	the <i>セクショ</i>
Chang	ges from Revision A (June 2015) to Revision B (March 2016)	Page
• Add	ded Note 1 and 2 to the Pin Functions table	4
Cha	anged the DESCRIPTION of pin EN_N pin in the Pin Functions table	4
• Ch	anged the DESCRIPTION of pin V <sub>DD</sub> in the Pin Functions table	4
	anged the MIN, TYP, and MAX values for V <sub>TH_UFP_CC_USB</sub> , V <sub>TH_UFP_CC_MED</sub> , and V <sub>TH_UFP_CC_F</sub>	
• Add	ded Test Condition "See 🗵 6-1" to V <sub>BUS_THR</sub> in the <i>セクション</i> 6.5	6



Page


•	Added Note 2 to the セクション 6.5 table	. 6
•	Updated セクション 6.6 table with new values	7
•	Added Data hold time, Data valid time, Data valid acknowledge time, and C <sub>bus_400kHz</sub> values to セクション 6.6 table	
•	Changed the セクション 6.7 table	7
	Added Note: "SW must make sure" to the Description of INTERRUPT_STATUS in 表 7-7	
•	Added text to list item 2 in the セクション 8.3 section	27

#### Changes from Revision \* (May 2015) to Revision A (June 2015)

DIN



# **5** Pin Configuration and Functions



#### 図 5-1. RWB Package, 12-Pin X2QFN (Top View)

#### 表 5-1. Pin Functions

PIN		TYPE <sup>(3)</sup>	DESCRIPTION
NAME	NO.		DESCRIPTION
CC1	1	I/O	Type-C configuration channel signal 1
CC2	2	I/O	Type-C configuration channel signal 2
PORT <sup>(1)</sup>	3	I	Tri-level input pin to indicate port mode. The state of this pin is sampled when EN_N is asserted low and VDD is active. This pin is also sampled following a I2C_SOFT_RESET. H - DFP (Pull-up to V <sub>DD</sub> if DFP mode is desired) NC - DRP (Leave unconnected if DRP mode is desired) L - UFP (Pull-down or tie to GND if UFP mode is desired)
VBUS_DET <sup>(1)</sup>	4	I	5- to 28-V V <sub>BUS</sub> input voltage. V <sub>BUS</sub> detection determines UFP attachment. One 900-k $\Omega$ external resistor required between system V <sub>BUS</sub> and VBUS_DET pin.
ADDR <sup>(1)</sup>	5	I	Tri-level input pin to indicate I <sup>2</sup> C address or GPIO mode: H - I <sup>2</sup> C is enabled and I <sup>2</sup> C 7-bit address is 0x61. NC - GPIO mode (I <sup>2</sup> C is disabled)
			L - I <sup>2</sup> C is enabled and I <sup>2</sup> C 7-bit address is 0x60. ADDR pin should be pulled up to V <sub>DD</sub> if high configuration is desired
INT_N/OUT3 <sup>(1)</sup>	6	о	The INT_N/OUT3 is a dual-function pin. When used as the INT_N, the pin is an open drain output in I <sup>2</sup> C control mode and is an active low interrupt signal for indicating changes in I <sup>2</sup> C registers. When used as OUT3, the pin is in audio accessory detect in GPIO mode: no detection (H), audio accessory connection detected (L).
SDA/OUT1 <sup>(1) (2)</sup>	7	I/O	The SDA/OUT1 is a dual-function pin. When $l^2C$ is enabled (ADDR pin is high or low), this pin is the $l^2C$ communication data signal. When in GPIO mode (ADDR pin is NC), this pin is an open drain output for communicating Type-C current mode detect when the TUSB320 device is in UFP mode: Refer to $\frac{1}{2}$ 7-3 for more details.
SCL/OUT2 <sup>(1)</sup> (2)	8	I/O	The SCL/OUT2 is a dual function pin. When I <sup>2</sup> C is enabled (ADDR pin is high or low), this pin is the I <sup>2</sup> C communication clock signal. When in GPIO mode (ADDR pin is NC), this pin is an open drain output for communicating Type-C current mode detect when the TUSB320 device is in UFP mode: Refer to $\gtrsim$ 7-3 for more details.
ID <sup>(1)</sup>	9	0	Open drain output; asserted low when the CC pins detect device attachment when port is a source (DFP), or dual-role (DRP) acting as source (DFP).
GND	10	G	Ground
EN_N	11	I	Enable signal; active low. Pulled up to $V_{DD}$ internally to disable the TUSB320 device. If controlled externally, must be held high at least for 50 ms after $V_{DD}$ has reached its valid voltage level.
V <sub>DD</sub>	12	Р	Positive supply voltage. V <sub>DD</sub> must ramp within 25 ms or less

(1) When V<sub>DD</sub> is off, the TUSB320 non-failsafe pins (VBUS\_DET, ADDR, PORT, ID, OUT[3:1] pins) could back-drive the TUSB320 device if not handled properly. When necessary to pull these pins up, it is recommended to pullup PORT, ADDR, INT\_N/OUT3, and ID to the device V<sub>DD</sub> supply. The VBUS\_DET must be pulled up to VBUS through a 900-kΩ resistor.

(2) When using the 3.3 V supply for I<sup>2</sup>C, the end user must ensure that the V<sub>DD</sub> is 3 V and above. Otherwise the I<sup>2</sup>C may back power the device.

(3) I = input, O = output, P = power



## **6** Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	V <sub>DD</sub>	-0.3	6	V
Control pins PC SI VE	PORT, ADDR, ID, EN_N, INT_N/OUT3	-0.3	V <sub>DD</sub> + 0.3	
	CC1, CC2	-0.3	6	V
	SDA/OUT1, SCL/OUT2	-0.3	V <sub>DD</sub> + 0.3	V
	VBUS_DET	-0.3	4	
Storage temperature, T <sub>stg</sub>		-65	150	°C
Junction tempera	nction temperature		105	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±7000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage range	2.7		5	V
V <sub>BUS</sub>	System V <sub>BUS</sub> voltage	4	5	28	V
VBUS_DET	VBUS_DET threshold voltage on the pin			4	V
T <sub>A</sub>	TUSB320I Operating free air temperature range	-40	25	85	°C
	TUSB320 Operating free air temperature range	0	25	70	°C

#### 6.4 Thermal Information

		TUSB320	
	THERMAL METRIC <sup>(1)</sup>	RWB (X2QFN)	UNIT
		12 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	169.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	68.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	83.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	83.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and C Package Thermal Metrics* application report, SPRA953.



### **6.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Consumpt	tion		I			
IUNATTACHED_UFP	Current consumption in unattached mode when port is unconnected and waiting for connection. ( $V_{DD}$ = 4.5 V, EN_N = L, ADDR = NC, PORT = L)			100		μA
ACTIVE_UFP	Current consumption in active mode. ( $V_{DD}$ = 4.5 V, EN_N = L, ADDR = NC, PORT = L)			100		μA
I <sub>SHUTDOWN</sub>	Leakage current when $V_{\text{DD}}$ is supplied but the TUSB320 device is not enabled. (V_{\text{DD}} = 4.5 V, EN_N = H)				1.7	μA
CC1 and CC2 Pin	s					
R <sub>CC_DB</sub>	Pulldown resistor when in dead-battery mode.		4.1	5.1	6.1	kΩ
R <sub>CC_D</sub>	Pulldown resistor when in UFP or DRP mode.		4.6	5.1	5.6	kΩ
V <sub>UFP_CC_USB</sub>	Voltage level range for detecting a DFP attach when configured as an UFP and DFP is advertising default current source capability.		0.25		0.61	V
V <sub>UFP_CC_MED</sub>	Voltage level range for detecting a DFP attach when configured as an UFP and DFP is advertising medium (1.5 A) current source capability.		0.7		1.16	V
V <sub>UFP_CC_HIGH</sub>	Voltage level range for detecting a DFP attach when configured as an UFP and DFP is advertising high (3 A) current source capability.		1.31		2.04	V
V <sub>TH_DFP_CC_USB</sub>	Voltage threshold for detecting an UFP attach when configured as a DFP and advertising default current source capability.		1.51	1.6	1.64	V
V <sub>TH_DFP_CC_MED</sub>	Voltage threshold for detecting an UFP attach when configured as a DFP and advertising medium current (1.5 A) source capability.		1.51	1.6	1.64	V
V <sub>TH_DFP_CC_HIGH</sub>	Voltage threshold for detecting an UFP attach when configured as a DFP and advertising high current (3.0 A) source capability.		2.46	2.6	2.74	V
I <sub>CC_DEFAULT_P</sub>	Default mode pullup current source when operating in DFP or DRP mode.		64	80	96	μA
I <sub>CC_MED_P</sub>	Medium (1.5 A) mode pullup current source when operating in DFP or DRP mode.		166	180	194	μA
I <sub>CC_HIGH_P</sub>	High (3 A) mode pullup current source when operating in DFP or DRP mode. <sup>(1)</sup>		304	330	356	μA
Control Pins: PO	RT, ADDR, INT/OUT3, EN_N, ID					
V <sub>IL</sub>	Low-level control signal input voltage, (PORT, ADDR, EN_N)				0.4	V
V <sub>IM</sub>	Mid-level control signal input voltage (PORT, ADDR)		0.28 × V <sub>DD</sub>	(	).56 × V <sub>DD</sub>	V
VIH	High-level control signal input voltage (PORT, ADDR, EN_N)		V <sub>DD</sub> - 0.3			V
I <sub>IH</sub>	High-level input current		-20		20	μA
IIL	Low-level input current		-10		10	μA
R <sub>EN_N</sub>	Internal pullup resistance for EN_N			1.1		MΩ
R <sub>pu</sub> <sup>(2)</sup>	Internal pullup resistance (PORT, ADDR)			588		kΩ
R <sub>pd</sub> <sup>(2)</sup>	Internal pulldown resistance (PORT, ADDR)			1.1		MΩ
V <sub>OL</sub>	Low-level signal output voltage (open-drain) (INT_N/OUT3, ID)	I <sub>OL</sub> = -1.6 mA			0.4	V
R <sub>p_ODext</sub>	External pullup resistor on open drain IOs (INT_N/OUT3, ID)			200		kΩ
R <sub>p_TLext</sub>	Tri-level input external pullup resistor (PORT, ADDR)			4.7		kΩ



## 6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	<u> </u>	/							
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT			
I <sup>2</sup> C - SDA/OUT1, SCL/OUT2 can operate from 1.8 or 3.3 V (±10%) <sup>(3)</sup>									
V <sub>DD_I2C</sub>	Supply range for I <sup>2</sup> C (SDA/OUT1, SCL/OUT2)		1.65	1.8	3.6	V			
V <sub>IH</sub>	High-level signal voltage		1.05			V			
V <sub>IL</sub>	Low-level signal voltage				0.4	V			
V <sub>OL</sub>	Low-level signal output voltage (open drain)	I <sub>OL</sub> = -1.6 mA			0.4	V			
VBUS_DET IC	Pins (Connected to System V <sub>BUS</sub> signal)		· · · · · · · · · · · · · · · · · · ·						
V <sub>BUS_THR</sub>	V <sub>BUS</sub> threshold range	See 🗵 6-1	2.95	3.30	3.80	V			
R <sub>VBUS</sub>	External resistor between $V_{BUS}$ and $VBUS\_DET$ pin		855	887	920	KΩ			
R <sub>VBUS_PD</sub>	Internal pulldown resistance for VBUS_DET			95		KΩ			

(1) V<sub>DD</sub> must be 3.5 V or greater to advertise 3 A current.

(2) Internal pullup and pulldown for PORT and ADDR are removed after the device has sampled EN = high or EN\_N = low.

(3) When using 3.3 V for  $I^2C$ , customer must ensure V<sub>DD</sub> is above 3.0 V at all times.

### 6.6 Timing Requirements


	MIN	NOM	MAX	UNIT
CL)			I	
Data setup time	100			ns
Data hold time	10			ns
Set-up time, SCL to start condition	0.6			μs
Hold time, (repeated) start condition to SCL	0.6			μs
Set up time for stop condition	0.6			μs
Bus free time between a stop and start condition	1.3			μs
Data valid time			0.9	ns
Data valid acknowledge time			0.9	ns
SCL clock frequency; I <sup>2</sup> C mode for local I <sup>2</sup> C control			400	kHz
Rise time of both SDA and SCL signals			300	ns
Fall time of both SDA and SCL signals			300	ns
Total capacitive load for each bus line when operating at $\leq$ 100 kHz			400	pF
Total capacitive load for each bus line when operating at $\leq$ 400 kHz			100	pF
	Data hold time         Set-up time, SCL to start condition         Hold time, (repeated) start condition to SCL         Set up time for stop condition         Bus free time between a stop and start condition         Data valid time         Data valid acknowledge time         SCL clock frequency; I <sup>2</sup> C mode for local I <sup>2</sup> C control         Rise time of both SDA and SCL signals         Fall time of both SDA and SCL signals         Total capacitive load for each bus line when operating at ≤ 100 kHz	CL)       Data setup time       100         Data hold time       10         Set-up time, SCL to start condition       0.6         Hold time, (repeated) start condition to SCL       0.6         Set up time for stop condition       0.6         Bus free time between a stop and start condition       1.3         Data valid acknowledge time       2         SCL clock frequency; I <sup>2</sup> C mode for local I <sup>2</sup> C control       Rise time of both SDA and SCL signals         Fall time of both SDA and SCL signals       100 kHz	CL)       100         Data setup time       100         Data hold time       10         Set-up time, SCL to start condition       0.6         Hold time, (repeated) start condition to SCL       0.6         Set up time for stop condition       0.6         Bus free time between a stop and start condition       1.3         Data valid time       10         Data valid acknowledge time       2         SCL clock frequency; I <sup>2</sup> C mode for local I <sup>2</sup> C control       Rise time of both SDA and SCL signals         Fall time of both SDA and SCL signals       100 kHz	CL)       Data setup time       100         Data hold time       10         Set-up time, SCL to start condition       0.6         Hold time, (repeated) start condition to SCL       0.6         Set up time for stop condition       0.6         Bus free time between a stop and start condition       1.3         Data valid time       0.9         Data valid acknowledge time       0.9         SCL clock frequency; I <sup>2</sup> C mode for local I <sup>2</sup> C control       400         Rise time of both SDA and SCL signals       300         Fall time of both SDA and SCL signals       300         Total capacitive load for each bus line when operating at ≤ 100 kHz       400

### 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>CCCB_DEFAULT</sub>	Power on default of CC1 and CC2 voltage debounce time	DEBOUCE register = 2'b00		133		ms
t <sub>VBUS_DB</sub>	Debounce of VBUS_DET pin after valid $V_{BUS_THR}$			2		ms
t <sub>DRP_DUTY_CYCLE</sub>	Power-on default of percentage of time DRP advertises DFP during a t <sub>DRP</sub>	DRP_DUTY_CYCLE register = 2'b00		30%		
t <sub>DRP</sub>	The period during which the TUSB320 or the TUSB320I in DFP mode completes a DFP to UFP and back advertisement.		50	75	100	ms
t <sub>I2C_EN</sub>	Time from TUSB320 EN_N low or TUSB320I EN high and $V_{\text{DD}}$ active to I^2C access available				100	ms
t <sub>SOFT_RESET</sub>	Soft reset duration		26	49	95	ms





☑ 6-1. VBUS Detect and Debounce



# 7 Detailed Description

### 7.1 Overview

The USB Type-C ecosystem operates around a small form factor connector and cable that is flippable and reversible. Because of the nature of the connector, a scheme is needed to determine the connector orientation. Additional schemes are needed to determine when a USB port is attached and the acting role of the USB port (DFP, UFP, and DRP), as well as to communicate Type-C current capabilities. These schemes are implemented over the CC pins according to the USB Type-C specifications. The TUSB320 device provides Configuration Channel (CC) logic for determining USB port attach and detach, role detection, cable orientation, and Type-C current mode. The TUSB320 device also contains several features such as mode configuration and low standby current which make this device ideal for source or sinks in USB 2.0 applications.

#### 7.2 Functional Block Diagram




図 7-1. Functional Block Diagram of TUSB320

#### 7.2.1 Cables, Adapters, and Direct Connect Devices

*Type-C Specification 1.1* defines several cables, plugs and receptacles to be used to attach ports. The TUSB320 device supports all cables, receptacles, and plugs. The TUSB320 device does not support e-marking.

#### 7.2.1.1 USB Type-C Receptacles and Plugs

Below is list of Type-C receptacles and plugs supported by the TUSB320 device:

- USB Type-C receptacle for USB 2.0 platforms and devices
- USB full-featured Type-C plug
- USB 2.0 Type-C plug




#### 7.2.1.2 USB Type-C Cables

Below is a list of Type-C cable types supported by the TUSB320 device:

- USB full-featured Type-C cable
- USB 2.0 Type-C cable with USB 2.0 plug
- Captive cable with either a USB full-featured plug or USB 2.0 plug

#### 7.2.1.3 Legacy Cables and Adapters

The TUSB320 device supports legacy cable adapters as defined by the Type-C specification. The cable adapter must correspond to the mode configuration of the TUSB320 device.



Copyright © 2016, Texas Instruments Incorporated

#### 図 7-2. Legacy Adapter Implementation Circuit

#### 7.2.1.4 Direct Connect Devices

The TUSB320 device supports the attaching and detaching of a direct-connect device.

#### 7.2.1.5 Audio Adapters

Additionally, the TUSB320 device supports audio adapters for audio accessory mode, including:

- Passive audio adapter
- Charge through audio adapter

#### 7.3 Feature Description

#### 7.3.1 Port Role Configuration

The TUSB320 device can be configured as a downstream facing port (DFP), upstream facing port (UFP), or dualrole port (DRP) using the tri-level PORT pin. The PORT pin should be pulled high to  $V_{DD}$  using a pullup resistance, low to GND or left as floated on the PCB to achieve the desired mode. This flexibility allows the TUSB320 device to be used in a variety of applications. The TUSB320 device samples the PORT pin after reset and maintains the desired mode until the TUSB320 device is reset again.  $\frac{1}{2}$  7-1 lists the supported features in each mode.

PORT PIN	HIGH	LOW	NC
SUPPORTED FEATURES	(DFP ONLY)	(UFP ONLY)	(DRP)
Port attach and detach	Yes	Yes	Yes
Cable orientation (through I <sup>2</sup> C)	Yes	Yes	Yes
Current advertisement	Yes	_	Yes (DFP)
Current detection	_	Yes	Yes (UFP)
Accessory modes (audio and debug)	Yes	_	Yes
Active cable detection	Yes	—	Yes (DFP)
I <sup>2</sup> C / GPIO	Yes	Yes	Yes
Legacy cables	Yes	Yes	Yes
V <sub>BUS</sub> detection	—	Yes	Yes (UFP)

#### 表 7-1. Supported Features for the TUSB320 Device by Mode

#### 7.3.1.1 Downstream Facing Port (DFP) – Source

The TUSB320 device can be configured as a DFP only by pulling the PORT pin high through a resistance to  $V_{DD}$ . In DFP mode, the TUSB320 device constantly presents Rps on both CC. In DFP mode, the TUSB320 device initially advertises default USB Type-C current. The Type-C current can be adjusted through I<sup>2</sup>C if the system needs to increase the amount advertised. The TUSB320 device adjusts the Rps to match the desired Type-C current advertisement. In GPIO mode, the TUSB320 device only advertises default Type-C current.

When configured as a DFP, the TUSB320 can operate with older USB Type-C 1.0 devices except for a USB Type-C 1.0 DRP device. The TUSB320 can not operate with a USB Type-C 1.0 DRP device. This limitation is a result of a backwards compatibility problem between USB Type-C 1.1 DFP and a USB Type-C 1.0 DRP.

#### 7.3.1.2 Upstream Facing Port (UFP) – Sink

The TUSB320 device can be configured as an UFP only by pulling the PORT pin low to GND. In UFP mode, the TUSB320 device constantly presents pulldown resistors (Rd) on both CC pins. The TUSB320 device monitors the CC pins for the voltage level corresponding to the Type-C mode current advertisement by the connected DFP. The TUSB320 device debounces the CC pins and wait for  $V_{BUS}$  detection before successfully attaching. As an UFP, the TUSB320 device detects and communicates the advertised current level of the DFP to the system through the OUT1 and OUT2 GPIOs (if in GPIO mode) or through the I<sup>2</sup>C CURRENT\_MODE\_DETECT register one time in the Attached.SNK state.

After initial connection, the advertised current by the connected DFP could change due to changes in its system power resource. For example, a DFP could advertise high current on initial connection but then decide to reduce to default current because user removed external power adapter from their notebook. Because the TUSB320 will only advertise on OUT1 and OUT2 the initial advertised current, it is recommend to monitor the advertised current through the TUSB320's I2C interface from the CURRENT\_MODE\_DETECT register. System software must periodically perform a I2C\_SOFT\_RESET in order for the CURRENT\_MODE\_DETECT register to be updated based on the state of the CC pins.

#### 7.3.1.3 Dual Role Port (DRP)

The TUSB320 device can be configured to operate as a DRP when the PORT pin is left floated on the PCB. In DRP mode, the TUSB320 device toggles between operating as a DFP and an UFP. When functioning as a DFP in DRP mode, the TUSB320 device complies with all operations as defined for a DFP according to the Type-C specification. When presenting as an UFP in DRP mode, the TUSB320 device operates as defined for an UFP according to the Type-C specification.



#### 7.3.2 Type-C Current Mode

When a valid cable detection and attach have been completed, the DFP has the option to advertise the level of Type-C current an UFP can sink. The default current advertisement for the TUSB320 device is 500 mA (for USB 2.0) or 900 mA (for USB 3.1). If a higher level of current is available, the I<sup>2</sup>C registers can be written to provide medium current at 1.5 A or high current at 3 A. When the CURRENT\_MODE\_ADVERTISE register has been written to advertise higher than default current, the DFP adjusts the Rps for the specified current level. If a DFP advertises 3 A, it ensures that the V<sub>DD</sub> of the TUSB320 device is 3.5 V or greater.  $\gtrsim$  7-2 lists the Type-C current advertisements in GPIO an I<sup>2</sup>C modes.

TYPE-C CURRENT		GPIO MODE (AI	DDR PIN IN NC)	DDR PIN H, L)				
TIFE-0	CORRENT	UFP (PORT PIN L)	DFP (PORT PIN H)	UFP	DFP			
Default	500 mA (USB 2.0) 900 mA (USB 3.1)	Current mode detected and output through	Only advertisement	Current mode detected and read through I <sup>2</sup> C	l <sup>2</sup> C register default is 500 or 900 mA			
Medium – 1.5 A High – 3 A		OUT1 / OUT2	N/A	register	Advertisement selected through writing I <sup>2</sup> C register			

#### 表 7-2. Type-C Current Advertisement for GPIO and I<sup>2</sup>C Modes

#### 7.3.3 Accessory Support

The TUSB320 device supports audio and debug accessories in DFP mode and DRP mode. Audio and debug accessory support is provided through reading of I<sup>2</sup>C registers. Audio accessory is also supported through GPIO mode with INT\_N/OUT3 pin (audio accessory is detected when INT\_N/OUT3 pin is low).

#### 7.3.3.1 Audio Accessory

Audio accessory mode is supported through two types of adapters. First, the passive audio adapter can be used to convert the Type-C connector into an audio port. To effectively detect the passive audio adapter, the TUSB320 device must detect a resistance < Ra on both of the CC pins.

Secondly, a charge through audio adapter may be used. The primary difference between a passive and charge through adapter is that the charge through adapter supplies 500 mA of current over VBUS. The charge through adapter contains a receptacle and a plug. The plug acts as a DFP and supply  $V_{BUS}$  when the plug detects a connection.

When the TUSB320 device is configured in GPIO mode, OUT3 pin determines if an audio accessory is connected. When an audio accessory is detected, the OUT3 pin is pulled low.

#### 7.3.3.2 Debug Accessory

Debug is an additional state supported by USB Type-C. The specification does not define a specific user scenario for this state, but it is important because the end user could use debug accessory mode to enter a test state for production specific to the application. Charge through debug accessory is not supported by TUSB320 when in DRP or UFP mode.

#### 7.3.4 I<sup>2</sup>C and GPIO Control

The TUSB320 device can be configured for I<sup>2</sup>C communication or GPIO outputs using the ADDR pin. The ADDR pin is a tri-level control pin. When the ADDR pin is left floating (NC), the TUSB320 device is in GPIO output mode. When the ADDR pin is pulled high or pulled low, the TUSB320 device is in I<sup>2</sup>C mode.

All outputs for the TUSB320 device are open drain configuration.

The OUT1 and OUT2 pins are used to output the Type-C current mode when in GPIO mode. Additionally, the OUT3 pin is used to communicate the audio accessory mode in GPIO mode. 表 7-3 lists the output pin settings. See the *Pin Functions* table for more information.

#### 表 7-3. Simplified Operation for OUT1 and OUT2

OUT1	OUT2	ADVERTISEMENT					
Н	Н	Default Current in Unattached State					
Н	L	Default Current in Attached State					
L	Н	Medium Current (1.5 A) in Attached State					
L	L	High Current (3.0 A) in Attached State					

When operating in  $I^2C$  mode, the TUSB320 device uses the SCL and SDA lines for clock and data and the INT\_N pin to communicate a change in  $I^2C$  registers, or an interrupt, to the system. The INT\_N pin is pulled low when the TUSB320 device updates the registers with new information. The INT\_N pin is open drain. The INTERRUPT\_STATUS register should be set when the INT\_N pin is pulled low. To clear the INTERRUPT\_STATUS register, the end user writes to  $I^2C$ .

When operating in GPIO mode, the OUT3 pin is used in place of the INT\_N pin to determine if an audio accessory is detected and attached. The OUT3 pin is pulled low when an audio accessory is detected.

#### Note

When using the 3.3 V supply for  $I^2C$ , the end user must ensure that the V<sub>DD</sub> is 3 V and above. Otherwise the  $I^2C$  may back power the device.

#### 7.3.5 V<sub>BUS</sub> Detection

The TUSB320 device supports  $V_{BUS}$  detection according to the Type-C specification.  $V_{BUS}$  detection is used to determine the attachment and detachment of an UFP and to determine the entering and exiting of accessary modes.  $V_{BUS}$  detection is also used to successfully resolve the role in DRP mode.

The system  $V_{BUS}$  voltage must be routed through a 900-k $\Omega$  resistor to the VBUS\_DET pin on the TUSB320 device if the PORT pin is configured as a DRP or an UFP. If the TUSB320 device is configured as a DFP and only ever used in DFP mode, the VBUS\_DET pin can be left unconnected.

#### 7.4 Device Functional Modes

The TUSB320 device has four functional modes. 表 7-4 lists these modes:

MODES	GENERAL BEHAVIOR	PORT PIN	STATES <sup>(1)</sup>
		UFP	Unattached.SNK
		UFF	AttachWait.SNK
Unattached	USB port unattached. ID, PORT operational. I <sup>2</sup> C on. CC pins	DRP	Toggle Unattached.SNK $\rightarrow$ Unattached.SRC
Unallacheu	configure according to PORT pin.	DKF	AttachedWait.SRC or AttachedWait.SNK
		DFP	Unattached.SRC
		DFP	AttachWait.SRC
		UFP	Attached.SNK
		DRP	Attached.SNK
			Attached.SRC
Active	USB port attached. All GPIOs		Audio accessory
Active	operational. I <sup>2</sup> C on.		Debug accessory
			Attached.SRC
		DFP	Audio accessory
			Debug accessory
Dead battery	No operation. V <sub>DD</sub> not available.	UFP/DRP/DFP	Default device state to UFP/SNK with Rd.

表 7-4. USB Type-C States According to TUSB320 Functional Modes



#### 表 7-4. USB Type-C States According to TUSB320 Functional Modes (continued)

MODES	GENERAL BEHAVIOR	PORT PIN	STATES <sup>(1)</sup>
Shutdown	V <sub>DD</sub> available. EN_N pin high.	UFP/DRP/DFP	Default device state to UFP/SNK with Rd.

(1) Required; not in sequential order.

#### 7.4.1 Unattached Mode

Unattached mode is the primary mode of operation for the TUSB320 device, because a USB port can be unattached for a lengthy period of time. In unattached mode,  $V_{DD}$  is available, and all IOs and I<sup>2</sup>C are operational. After the TUSB320 device is powered up, the part enters unattached mode until a successful attach has been determined. Initially, right after power up, the TUSB320 device comes up as an Unattached.SNK. The TUSB320 device checks the PORT pin and operates according to the mode configuration. The TUSB320 device toggles between the UFP and the DFP if configured as a DRP. In unattached mode, I<sup>2</sup>C can be used to change the mode configuration or port role if the board configuration of the PORT pin is not the desired mode. Writing to the I<sup>2</sup>C MODE\_SELECT register can override the PORT pin only in unattached mode. The PORT pin is only sampled at reset or power up. I<sup>2</sup>C must be used after reset to change the device mode configuration.

#### 7.4.2 Active Mode

Active mode is defined as the port being attached. In active mode, all GPIOs are operational, and  $I^2C$  is read / write (R/W). When in active mode, the TUSB320 device communicates to the AP that the USB port is attached. This happens through the ID pin if TUSB320 is configured as a DFP or DRP connect as source. If TUSB320 is configured as an UFP or a DRP connected as a sink, the OUT1/OUT2 and INT\_N/OUT3 pins are used. The TUSB320 device exits active mode under the following conditions:

- · Cable unplug
- V<sub>BUS</sub> removal if attached as an UFP
- Dead battery; system battery or supply is removed
- EN\_N pin floated or pulled high

During active mode, I<sup>2</sup>C cannot be used to change the mode configuration. This can only be done if TUSB320 is in an unattached state.

#### 7.4.3 Dead Battery Mode

During dead battery mode,  $V_{DD}$  is not available. CC pins always default to pulldown resistors in dead battery mode. Dead battery mode means:

- TUSB320 in UFP with 5.1-k $\Omega$  ± 20% Rd; cable connected and providing charge
- TUSB320 in UFP with 5.1-kΩ ± 20% Rd; nothing connected (application could be off or have a discharged battery)

Upon exiting dead battery mode ( $V_{DD}$  is active), the software must perform the following sequence in order for Rp to be presented on both CC pins:

- 1. Write a 0x04 to  $I^2C$  address 0x45.
- 2. Wait 30ms.
- 3. Write a 0x00 to  $I^2C$  address 0x45.

Between steps 1 and 3, the status flags will be set. The software must ignore these flags when performing the three steps.

#### Note

When  $V_{DD}$  is off, the TUSB320 non-failsafe pins (VBUS\_DET, ADDR, PORT, ID, OUT[3:1] pins) could back-drive the TUSB320 device if not handled properly. When necessary to pull these pins up, it is recommended to pullup PORT, ADDR, INT\_N/OUT3, and ID to the device's V<sub>DD</sub> supply. The VBUS\_DET must be pulled up to V<sub>BUS</sub> through a 900-k $\Omega$  resistor.



#### 7.4.4 Shutdown Mode

Shutdown mode for TUSB320 device is defined as follows:

- Supply voltage available and EN\_N pin is pulled high.
- EN\_N pin has internal pullup resistor.
- The TUSB320 device is off, but still maintains the Rd on the CC pins.

#### 7.5 Programming

For further programmability, the TUSB320 device can be controlled using I<sup>2</sup>C. The TUSB320 device local I<sup>2</sup>C interface is available for reading/writing after  $T_{I2C\_EN}$  when the device is powered up. The SCL and SDA terminals are used for I<sup>2</sup>C clock and I<sup>2</sup>C data respectively. If I<sup>2</sup>C is the preferred method of control, the ADDR pin must be set accordingly.

TUSB320 I <sup>2</sup> C Target Address								
ADDR pin	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
Н	1	1	0	0	0	0	1	0/1
L	1	1	0	0	0	0	0	0/1

#### 表 7-5. TUSB320 I<sup>2</sup>C Addresses

The following procedure should be followed to write to TUSB320 I<sup>2</sup>C registers:

- 1. The controller initiates a write operation by generating a start condition (S), followed by the TUSB320 7-bit address and a zero-value R/W bit to indicate a write cycle
- 2. The TUSB320 device acknowledges the address cycle
- The controller presents the sub-address (I<sup>2</sup>C register within the TUSB320 device) to be written, consisting of one byte of data, MSB-first
- 4. The TUSB320 device acknowledges the sub-address cycle
- 5. The controller presents the first byte of data to be written to the I<sup>2</sup>C register
- 6. The TUSB320 device acknowledges the byte transfer
- 7. The controller may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TUSB320 device
- 8. The controller terminates the write operation by generating a stop condition (P)

The following procedure should be followed to read the TUSB320 I<sup>2</sup>C registers:

- 1. The controller initiates a read operation by generating a start condition (S), followed by the TUSB320 7-bit address and a one-value R/W bit to indicate a read cycle
- 2. The TUSB320 device acknowledges the address cycle
- The TUSB320 device transmits the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the T I<sup>2</sup>C register occurred prior to the read, then the TUSB320 device starts at the sub-address specified in the write.
- The TUSB320 device waits for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I<sup>2</sup>C controller acknowledges reception of each data byte transfer
- 5. If an ACK is received, the TUSB320 device transmits the next byte of data
- 6. The controller terminates the read operation by generating a stop condition (P)

The following procedure should be followed for setting a starting sub-address for I<sup>2</sup>C reads:

- 1. The controller initiates a write operation by generating a start condition (S), followed by the TUSB320 7-bit address and a zero-value R/W bit to indicate a read cycle
- 2. The TUSB320 device acknowledges the address cycle
- The controller presents the sub-address (I<sup>2</sup>C register within the TUSB320 device) to be read, consisting of one byte of data, MSB-first
- 4. The TUSB320 device acknowledges the sub-address cycle
- 5. The controller terminates the read operation by generating a stop condition (P)



#### Note

If no sub-addressing is included for the read procedure, then the reads start at register offset 00h and continue byte-by-byte through the registers until the  $I^2C$  controller terminates the read operation. If a  $I^2C$  address write occurred prior to the read, then the reads start at the sub-address specified by the address write.

## 7.6 Register Maps

ACCESS TAG	NAME	MEANING
R	Read	The field may be read by software.
W	Write	The field may be written by software.
S	Set	The field may be set by a write of one. Writes of zeros to the field have no effect.
С	Clear	The field may be cleared by a write of one. Writes of zeros to the field have no effect.
U	Update	Hardware may autonomously update this field.
NA	No Access	Not accessible or not applicable.

表 7-6. CSR Registers

#### 表 7-7. CSR Registers Bit Address and Description

ADDRESS	BIT(S)	BIT NAME	DESCRIPTION	ACCESS
0x00 – 0x07	7:0	DEVICE_ID	For the TUSB320 device these fields return a string of ASCII characters returning TUSB320 Addresses 0x07 - 0x00 = {0x00 0x54 0x55 0x53 0x42 0x33 0x32 0x30}	R



#### TUSB320, TUSB320I JAJSN61F – MAY 2015 – REVISED MARCH 2022

ADDRESS	BIT(S)	BIT NAME	DESCRIPTION	ACCESS			
			These bits are programmed by the application to raise the current advertisement from default.				
			00 – Default (500 mA / 900 mA) initial value at startup				
	7:6	CURRENT_MODE_ADVERTISE	01 – Medium (1.5 A)	RW			
			10 – High (3 A)				
			11 – Reserved	e RW RU RU			
			These bits are set when an UFP determines the Type-C				
1			Current mode.				
			00 – Default (value at start up)				
	5:4	CURRENT_MODE_DETECT	01 – Medium	RU			
			10 – Charge through accessory – 500 mA				
			11 – High				
0x08			These bits are read by the application to determine if an accessory was attached.				
			000 – No accessory attached (default)				
			001 – Reserved				
			010 – Reserved				
	3:1	ACCESSORY_CONNECTED	011 – Reserved	RU			
			100 – Audio accessory				
			101 – Audio charged thru accessory				
			110 – Debug accessory				
			111 – Reserved				
	0	ACTIVE_CABLE_DETECTION	This flag indicates that an active cable has been plugged into the Type-C connector. When this field is set, an active cable is detected.	RU			

#### 表 7-7. CSR Registers Bit Address and Description (continued)



ADDRESS	BIT(S)	BIT NAME	DESCRIPTION	ACCESS			
			This is an additional method to communicate attach other than the ID pin. These bits can be read by the application to determine what was attached.				
	7:6	ATTACHED_STATE	00 – Not attached (default)	RU			
	7.0		01 – Attached.SRC (DFP)	RU			
			10 – Attached.SNK (UFP)				
			11 – Attached to an accessory				
	5	CABLE_DIR	Cable orientation. The application can read these bits for cable orientation information. 0 – CC1	RU			
0x09		1 – CC2 (default)					
	4		The INT pin is pulled low whenever a CSR changes. When a CSR change has occurred this bit should be held at 1 until the application clears it.				
		INTERRUPT_STATUS	1 – Interrupt (When INT_N is pulled low, this bit will be 1. This bit is 1 whenever any CSR are changed)	RCU			
			Note: SW must make sure the INTERRUPT_STATUS has been cleared to zero. Rewrites to this register are needed for the INT_N to be correctly asserted for all interrupt events.				
	3		Reserved	R			
			Percentage of time that a DRP advertises DFP during tDRP				
			00 – 30% (default)				
	2:1	DRP_DUTY_CYCLE	01 – 40%	RW			
			10 – 50%				
			11 – 60%				
	0		Reserved	R			

#### 表 7-7. CSR Registers Bit Address and Description (continued)



#### TUSB320, TUSB320I JAJSN61F – MAY 2015 – REVISED MARCH 2022

ADDRESS	BIT(S)	BIT NAME	DESCRIPTION	ACCESS					
			The nominal amount of time the TUSB320 device debounces the voltages on the CC pins.						
		00 – 133 ms (default)							
	7:6	DEBOUNCE	01 – 116 ms	RW					
			10 – 151 ms						
			11 – 168 ms						
			This register can be written to set the TUSB320 device mode operation. The ADDR pin must be set to I <sup>2</sup> C mode. If the default is maintained, the TUSB320 device operates according to the PORT pin levels and modes. The MODE_SELECT can only be changed when in the unattached state.						
0x0A	5:4	MODE_SELECT	00 – Maintain mode according to PORT pin selection (default)	RW					
			01 – UFP mode (unattached.SNK)						
			10 – DFP mode (unattached.SRC)						
			11 – DRP mode (start from unattached.SNK)						
			This resets the digital logic. The bit is self-clearing. A write of 1 starts the reset. The following registers maybe affected after setting this bit:						
	3		CURRENT_MODE_DETECT						
		I <sup>2</sup> C_SOFT_RESET	ACTIVE_CABLE_DETECTION	RSU					
			ACCESSORY_CONNECTED	1					
			ATTACHED_STATE						
			CABLE_DIR						
	2:1		Reserved	R					
	0		Reserved	R					
	7:3		Reserved	R					
			When this field is set, Rd and Rp are disabled.						
0x45	2	DISABLE_RD_RP	DISABLE_RD_RP 0 – Normal operation (default)						
•			1 – Disable Rd and Rp						
	1:0		Reserved. For TI internal use only. Do not change default value.	RW					

#### 表 7-7. CSR Registers Bit Address and Description (continued)




## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TUSB320 device is a Type-C configuration channel logic and port controller. The TUSB320 device can detect when a Type-C device is attached, what type of device is attached, the orientation of the cable, and power capabilities (both detection and broadcast). The TUSB320 device can be used in a source application (DFP) or in a sink application (UFP).






### 8.2 Typical Application

### 8.2.1 DRP in I<sup>2</sup>C Mode

 $\boxtimes$  8-7 shows the TUSB320 device configured as a DRP in I<sup>2</sup>C mode.



**2** 8-7. DRP in I<sup>2</sup>C Mode Schematic

#### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in  $\frac{1}{8}$  8-1:

DESIGN PARAMETER	VALUE						
V <sub>DD</sub> (2.75 V to 5 V)	VBAT (less than 5 V)						
Mode (I <sup>2</sup> C or GPIO)	l <sup>2</sup> C ADDR pin must be pulled down or pulled up						
l <sup>2</sup> C address (0x61 or 0x60)	0x60 ADDR pin must be pulled low or tied to GND						
Type-C port type (UFP, DFP, or DRP)	DRP PORT pin is NC						
Shutdown support (EN_N control)	No						

### 8.2.1.2 Detailed Design Procedure

The TUSB320 device supports a V<sub>DD</sub> in the range of 2.75 V to 5 V. In this particular use case, VBAT which must be in the required V<sub>DD</sub> range is connected to the V<sub>DD</sub> pin. A 100-nF capacitor is placed near V<sub>DD</sub>.

The TUSB320 device is placed into  $I^2C$  mode by either pulling the ADDR pin high or low. In this case, the ADDR pin is tied to GND which results in a  $I^2C$  address of 0x60. The SDA and SCL must be pulled up to either 1.8 V or 3.3 V. When pulled up to 3.3 V, the V<sub>DD</sub> supply must be at least 3 V to keep from back-driving the  $I^2C$  interface.

The TUSB320 device can enter shutdown mode by pulling the EN\_N pin high, which puts the TUSB320 device into a low power state. In this case, external control of the EN\_N pin is not implemented and therefore the EN\_N pin is tied to GND.



The INT\_N/OUT3 pin is used to notify the PMIC when a change in the TUSB320 I<sup>2</sup>C registers occurs. This pin is an open drain output and requires an external pullup resistor. The pin should be pulled up to  $V_{DD}$  using a 200-k $\Omega$ resistor.

The ID pin is used to indicate when a connection has occurred if the TUSB320 device is a DFP while configured for DRP. An OTG USB controller can use this pin to determine when to operate as a USB host or USB device. When this pin is driven low, the OTG USB controller functions as a host and then enables V<sub>BUS</sub>. The Type-C standard requires that a DFP should not enable V<sub>BUS</sub> until it is in the Attached.SRC state. If the ID pin is not low but V<sub>BUS</sub> is detected, then OTG USB controller functions as a device. The ID pin is open drain output and requires an external pullup resistor. It should be pulled up to  $V_{DD}$  using a 200-k $\Omega$  resistor.


The Type-C port mode is determined by the state of the PORT pin. When the PORT pin is not connected, the TUSB320 device is in DRP mode. The Type-C port mode can also be controlled by the MODE SELECT register through the I<sup>2</sup>C interface when the TUSB320 device is in the unattached state.

The VBUS DET pin must be connected through a 900-k $\Omega$  resistor to V<sub>BUS</sub> on the Type-C that is connected. This large resistor is required to protect the TUSB320 device from large V<sub>BUS</sub> voltage that is possible in present day systems. This resistor along with internal pulldown keeps the voltage observed by the TUSB320 device in the recommended range.

The USB2 specification requires the bulk capacitance on V<sub>BUS</sub> based on UFP or DFP. When operating the TUSB320 device in a DRP mode, it alternates between UFP and DFP. If the TUSB320 device connects as an UFP, the large bulk capacitance must be removed. The FET in 🗵 8-7 performs this task.

表 8-2.	USB2 Bulk Capacitanc	e Requirements	
PORT CONFIGURATION	MIN	MAX	UNIT
Downstream facing port (DFP)	120		μF
Upstream facing port (UFP)	1	10	μF


#### 8.2.1.3 Application Curves



**図** 8-8. Application Curve for DRP in I<sup>2</sup>C Mode



#### 8.2.2 DFP in I<sup>2</sup>C Mode



 $\boxtimes$  8-9 shows the TUSB320 device configured as a DFP in I<sup>2</sup>C mode.

☑ 8-9. DFP in I<sup>2</sup>C Mode Schematic

#### 8.2.2.1 Design Requirements

For this design example, use the parameters listed in  $\frac{1}{5}$  8-3:

£X 0=J.	Design Requirements for DFF in LC mode
DESIGN PARAMETER	VALUE
V <sub>DD</sub> (2.75 V to 5 V)	5 V
	.0 -

表 8-3. Design	<b>Requirements for</b>	DFP in I <sup>2</sup> C Mode
---------------	-------------------------	------------------------------

V <sub>DD</sub> (2.75 V to 5 V)	5 V			
Mode (I <sup>2</sup> C or GPIO)	ا <sup>2</sup> C ADDR pin must be pulled down or pulled up			
I <sup>2</sup> C address (0x61 or 0x60)	0x60 ADDR pin must be pulled low or tied to GND			
Type-C port type (UFP, DFP, or DRP)	DFP PORT pin is pulled up			
Shutdown support (EN_N Control)	No			

#### 8.2.2.2 Detailed Design Procedure

The TUSB320 device supports a V<sub>DD</sub> in the range of 2.75 V to 5 V. In this particular case, V<sub>DD</sub> is set to 5 V. A 100-nF capacitor is placed near V<sub>DD</sub>.

The TUSB320 device is placed into I<sup>2</sup>C mode by either pulling the ADDR pin high or low. In this particular case, the ADDR pin is tied to GND which results in an I<sup>2</sup>C address of 0x60. The SDA and SCL must be pulled up to either 1.8 V or 3.3 V. When pulled up to 3.3 V, the V<sub>DD</sub> supply must be at least 3 V to keep from back-driving the I<sup>2</sup>C interface.

The TUSB320 device can enter shutdown mode by pulling the EN\_N pin high, which puts the TUSB320 device into a low power state. In this case, external control of the EN\_N pin is not implemented and therefore the EN\_N pin is tied to GND.




The INT\_N/OUT3 pin is used to notify the PMIC when a change in the TUSB320 I<sup>2</sup>C registers occurs. This pin is an open drain output and requires an external pullup resistor. The pin should be pulled up to  $V_{DD}$  using a 200-k $\Omega$  resistor.

The Type-C port mode is determined by the state of the PORT pin. When the PORT pin is pulled high, the TUSB320 device is in DFP mode. The Type-C port mode can also be controlled by the MODE\_SELECT register through the I<sup>2</sup>C interface when the TUSB320 device is in the unattached state.

The VBUS\_DET pin must be connected through a 900-k $\Omega$  resistor to V<sub>BUS</sub> on the Type-C that is connected. This large resistor is required to protect the TUSB320 device from the largest V<sub>BUS</sub> voltage that is possible in present day systems. This resistor along with internal pulldown keeps the voltage observed by the TUSB320 device in the recommended range.

The USB2 specification requires the bulk capacitance on  $V_{BUS}$  based on UFP or DFP. When operating the TUSB320 device in a DFP mode, a bulk capacitance of at least 120  $\mu$ F is required. In this particular case, a 150- $\mu$ F capacitor was chosen.




#### 8.2.2.3 Application Curves

図 8-10. Application Curve for DFP in I<sup>2</sup>C Mode



#### 8.2.3 UFP in I<sup>2</sup>C Mode

 $\boxtimes$  8-11 shows the TUSB320 device configured as a DFP in I<sup>2</sup>C mode.



#### ☑ 8-11. UFP in I<sup>2</sup>C Mode Schematic

#### 8.2.3.1 Design Requirements

For this design example, use the parameters listed in  $\frac{1}{5}$  8-4:

DESIGN PARAMETER	VALUE					
V <sub>DD</sub> (2.75 V to 5 V)	5 V					
Mode (I <sup>2</sup> C or GPIO)	I <sup>2</sup> C ADDR pin must be pulled down or pulled up					
l <sup>2</sup> C address (0x61 or 0x60)	0x60 ADDR pin must be pulled low or tied to GND					
Type-C port type (UFP, DFP, or DRP)	UFP PORT pin is pulled down					
Shutdown support (EN_N control)	No					

#### 表 8-4. Design Requirements for UFP in I<sup>2</sup>C Mode

#### 8.2.3.2 Detailed Design Procedure

The TUSB320 device supports a V<sub>DD</sub> in the range of 2.75 V to 5 V. In this particular case, V<sub>DD</sub> is set to 5 V. A 100-nF capacitor is placed near V<sub>DD</sub>. If V<sub>BUS</sub> is guaranteed to be less than 5.5 V, powering the TUSB320 device through a diode can be implemented.

The TUSB320 device is placed into  $I^2C$  mode by either pulling the ADDR pin high or low. In this case, the ADDR pin is tied to GND which results in a  $I^2C$  address of 0x60. The SDA and SCL must be pulled up to either 1.8 V or 3.3 V. When pulled up to 3.3 V, the V<sub>DD</sub> supply must be at least 3 V to keep from back-driving the  $I^2C$  interface.

The TUSB320 device can enter shutdown mode by pulling the EN\_N pin high, which puts the TUSB320 device into a low power state. In this case, external control of the EN\_N pin is not implemented and therefore the EN\_N pin is tied to GND.




The INT\_N/OUT3 pin is used to notify the PMIC when a change in the TUSB320 I<sup>2</sup>C registers occurs. This pin is an open drain output and requires an external pullup resistor. The pin should be pulled up to  $V_{DD}$  using a 200-k $\Omega$  resistor.

The Type-C port mode is determined by the state of the PORT pin. When the PORT pin is pulled low, the TUSB320 device is in UFP mode. The Type-C port mode can also be controlled by the MODE\_SELECT register through the I<sup>2</sup>C interface when the TUSB320 device is in the unattached state.

The VBUS\_DET pin must be connected through a 900-k $\Omega$  resistor to V<sub>BUS</sub> on the Type-C that is connected. This large resistor is required to protect the TUSB320 device from large V<sub>BUS</sub> voltage that is possible in present day systems. This resistor along with internal pulldown keeps the voltage observed by the TUSB320 device in the recommended range.

The USB2 specification requires the bulk capacitance on  $V_{BUS}$  based on UFP or DFP. When operating the TUSB320 device in an UFP mode, a bulk capacitance between 1 to 10  $\mu$ F is required. In this particular case, a 1- $\mu$ F capacitor was chosen.



#### 8.2.3.3 Application Curves

☑ 8-12. Application Curve for UFP in I<sup>2</sup>C Mode



#### 8.3 Initialization Set Up

The general power-up sequence for the TUSB320 device (EN\_N tied to ground) is as follows:

- 1. System is powered off (device has no V<sub>DD</sub>). The TUSB320 device is configured internally in UFP mode with Rds on CC pins (dead battery).
- 2. V<sub>DD</sub> ramps POR circuit. V<sub>DD</sub> must ramp within 25 ms or less. IO pull-up power rail (for example, pull up on ID, INT, SCL, SDA, ADDR, and PORT) must ramp with V<sub>DD</sub> or lag after V<sub>DD</sub>.
- 3. I<sup>2</sup>C supply ramps up.
- 4. The TUSB320 device enters unattached mode and determines the voltage level from the PORT pin. This determines the mode in which the TUSB320 device operates (DFP, UFP, and DRP).
- 5. The TUSB320 device monitors the CC pins as a DFP and V<sub>BUS</sub> for attach as an UFP.
- 6. The TUSB320 device enters active mode when attach has been successfully detected.

#### 9 Power Supply Recommendations

The TUSB320 device has a wide power supply range from 2.7 to 5 V, and can be powered by a battery system.

#### 10 Layout

#### **10.1 Layout Guidelines**

- 1. An extra trace (or stub) is created when connecting between more than two points. A trace connecting pin A6 to pin B6 will create a stub because the trace also has to go to the USB Host. Ensure that:
  - A stub created by short on pin A6 (DP) and pin B6 (DP) at Type-C receptacle does not exceed 3.5 mm.
  - A stub created by short on pin A7 (DM) and pin B7 (DM) at Type-C receptacle does not exceed 3.5 mm.
- 2. A 100-nF capacitor should be placed as close as possible to the TUSB320  $V_{DD}$  pin.

#### 10.2 Layout Example




図 10-1. TUSB320 Layout



# 11 Device and Documentation Support

#### **11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.3 Trademarks

USB Type-C<sup>™</sup> is a trademark of USB Implementers Forum.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB320IRWBR	ACTIVE	X2QFN	RWB	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	70	Samples
TUSB320RWBR	ACTIVE	X2QFN	RWB	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	20	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

19-Oct-2021




Texas

STRUMENTS

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All	dimensions are nominal												
	Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TUSB320IRWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.48	4.0	8.0	Q2
	TUSB320RWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.48	4.0	8.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Mar-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB320IRWBR	X2QFN	RWB	12	3000	210.0	185.0	35.0
TUSB320RWBR	X2QFN	RWB	12	3000	210.0	185.0	35.0


# **RWB0012A**



# **PACKAGE OUTLINE**

# X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.




# **RWB0012A**

# **EXAMPLE BOARD LAYOUT**

# X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **RWB0012A**

# **EXAMPLE STENCIL DESIGN**

# X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated