

TI Designs: TIDA-01167 車載用12および24Vバッテリー入力保護のリファレンス・デザイン



概要

車載バッテリーの電源ラインでは、システム動作中に過渡事象が発生する可能性があります。一般に、過電圧、過負荷、逆極性、ジャンプ・スタートの保護が必要です。自動車の使用期間中には、オルタネータを交換する際に純正品以外のパーツが利用される可能性もあります。アフターマーケット品のオルタネータは、仕様の異なる負荷ダンプ保護機能を搭載しているか、何も搭載しておらず、電子制御ユニット(ECU)の損傷を招く可能性があります。このTI Designは、そのような抑制されていない負荷ダンプ・パルス(12Vおよび24V)に対して、ハードウェア制御による保護を提供します。抑制されていない負荷ダンプ・パルスが発生した場合に、Class A動作を実現することができます。

リソース




TIDA-01167	デザイン・フォルダ
LM5060-Q1	プロダクト・フォルダ
TPS7A1650	プロダクト・フォルダ
LM2903-Q1	プロダクト・フォルダ

特長

- 過電圧保護
- 過負荷保護
- 過渡抑制
- 逆極性保護
- 抑制されていない負荷ダンプ・パルスが発生した場合にClass A動作をサポートするオプションを設定可能
- 複数のバッテリー・トポロジ(12V、24V、48V)に対応するスケールビリティ
- 静止電流が非常に低いいため、システム効率が向上
- ISO7637-2、ISO16750-2 準拠

アプリケーション

- 電子制御ユニット
- 車体制御モジュール
- バッテリーの並列処理アプリケーション





使用許可、知的財産、その他免責事項は、最終ページにあるIMPORTANT NOTICE(重要な注意事項)をご参照くださいますようお願いいたします。英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

1 System Description

Automotive 12-, 24-, and 48-V battery power supply lines are prone to transients while running the system. Typical protections required for such a system are overvoltage, overload, reverse polarity, and jump start. Electronic circuits powered by direct battery lines need to be protected from such transients. An improper protection circuit could lead to damaging the components. Typically, DC-DC converters and system basis chips are directly operated on battery supply lines. Robust components and controllers are required to place on the battery power supply lines to suppress the transients. Typical protection requirements for 12- and 24-V batteries are considered for the TIDA-01167 reference design.

1.1 Key System Specifications


表 1. Key System Specifications

PARAMETER	SPECIFICATION	MIN	TYP	MAX	UNIT
V_{INPUT}	DC input voltage	0	—	70 ⁽¹⁾	V
Output current	Q1, Q2 configurable	—	2.50	—	A
Gate voltage (turnon time)	12 V	—	527.00	—	μs
	24 V	—	570.00	—	μs
Gate voltage (turnoff time)	12 V	—	118.00	—	μs
	24 V	—	233.00	—	μs
Operating current	12 V, Jumper J5 closed	—	3.18	—	mA
	24 V, Jumper J5 closed	—	3.40	—	mA
Quiescent current	12 V, Jumper J5 open	—	53.00	—	μA
	24 V, Jumper J5 open	—	102.00	—	μA

⁽¹⁾ Based on requirement specification maximum operating voltage of the design can be changed.

2 System Overview

2.1 Block Diagram




Copyright © 2016, Texas Instruments Incorporated

図 1. Block Diagram

2.2 Highlighted Products

2.2.1 LM5060-Q1

The LM5060 high-side protection controller provides intelligent control of a high-side N-channel MOSFET during normal on/off transitions and fault conditions. In-rush current is controlled by the nearly constant rise time of the output voltage. A Power Good output indicates when the output voltage reaches the input voltage and the MOSFET is fully on. Input UVLO (with hysteresis) is provided as well as programmable input overvoltage protection (OVP). An enable input provides remote on or off control. The programmable UVLO input can be used as second enable input for safety redundancy. A single capacitor programs the initial start-up V_{GS} fault detection delay time, the transition V_{DS} fault detection delay time, and the continuous overcurrent V_{DS} fault detection delay time. When a detected fault condition persists longer than the allowed fault delay time, the MOSFET is latched off until either the enable input or the UVLO input is toggled low and then high.



Copyright © 2016, Texas Instruments Incorporated

図 2. LM5060-Q1 Functional Block Diagram

Key features include:

- Available in automotive grade, AEC Q-100
- Wide operating input voltage range: 5.5 to 65 V
- Less than 15- μ A quiescent current in disabled mode
- Controlled output rise time for safe connection of capacitive loads
- Charge pump gate driver for external N-channel MOSFET
- Adjustable undervoltage lockout (UVLO) with hysteresis
- Programmable fault detection delay time

- Adjustable input OVP
- Immediate restart after overvoltage shutdown

2.3 System Design Theory

2.3.1 Automotive Conducted Transients

In automotive environment batteries are connected to various electronic control units, loads, and sensor and load systems. Due to several parameters, conducted transients are seen on power lines for electronic control units. A short overview of such electrical transients are shown in [Figure 3](#).




Figure 3. Overview of Transients

[Table 2](#) provides the description, behavior, and impact of automotive power line electrical transients.

Table 2. List of Automotive Electrical Transients Standards

STANDARD OR SPECIFICATION	INSTITUTE OR COMPANY
ISO 7637-2	Road vehicles: Electrical disturbances from conduction and coupling
ISO 16750-2	Road vehicles: Environmental conditions and testing for electrical and electronic equipment
LV124	Group of original equipment manufacturers (OEMs, such as Audi®, BMW®, Porsche®, VW®, and so on)
SAEJ1113-11	USA Standard by the Society of Auto Engineers

表 2. List of Automotive Electrical Transients Standards (continued)

STANDARD OR SPECIFICATION	INSTITUTE OR COMPANY
JASO A-1	Japanese automobile standard


Specification of these standards are not limited to this list; auto manufacturers have their own internal standards. Although changes are typically only in a few parameters of different tests or limits, the essence of the requirements are the same.

ISO 7637 is titled *Road vehicles – Electrical disturbances from conduction and coupling*, and part 2 is specifically "Electrical transient conduction along supply lines only". The standard defines a test procedure, including the description of test pulses, to test the susceptibility of an electrical subsystem to transients, which could potentially be harmful to its operation. Each pulse is modeled to simulate a transient that could be created by a real event in the car. This design mainly focus for reverse polarity protection and ORing applications, which is predominantly placed next to battery.

ISO 16750 is titled *Road vehicles – Environmental conditions and testing for electrical and electronic equipment*, and part 2 is specifically "Electrical loads." An easy way to think of this standard is that it essentially defines a series of "supply voltage quality" events—variations of the battery supply voltage under various conditions. For the most part, these conditions are not harmful to the electrical subsystem, but can affect its state of operation. The tests in this standard are designed to see how the subsystem behaves before, during, and after these events.

2.3.1.1 ISO 7637-2 Pulse 1

This test is a simulation of transients due to supply disconnection from inductive loads. It is applicable to DUTs which, as used in the vehicle, remain connected directly in parallel with an inductive load.



Copyright © 2016, Texas Instruments Incorporated

図 4. ISO 7637-2 Pulse 1

Key features include:

- Ignition switch and main relay or relevant
- Inductive load (relays, solenoids or motors, and so on)
- Load resistance (effective load on the power supply)
- Control unit or DUT (exposed to transients)
- Battery

Pulse 1 occurs when switch(1) is open. The pulse itself, simulating an inductive kick in a parallel system, is a high voltage, negative-going transient. The waveform and its parameters are given in 図 5 and 表 3:




図 5. ISO 7637-2 Pulse 1 Waveform

表 3. ISO 7637-2 Pulse 1 Parameters

PARAMETER	12-V SYSTEM	24-V SYSTEM
U_s	-75 to -100 V	-450 to -600 V
R_i	10 Ω	50 Ω
t_d	2 ms	1 ms
t_r	$\left(1_{-0.5}^0\right)\mu\text{s}$	$\left(3_{-1.5}^0\right)\mu\text{s}$
$t_1^{(1)}$	0.5 to 5 s	
t_2	200 ms	
$t_3^{(2)}$	< 100 μs	


⁽¹⁾ t_1 must be chosen such that the DUT is correctly initialized before the application of the next pulse.

⁽²⁾ t_3 is the smallest possible time necessary between the disconnection of the supply source and the application of the pulse.

Pulse specification and parameters might vary based on OEM and vehicle configuration.

2.3.1.2 ISO 7637-2 Pulse 2a

Pulse 2a simulates transients due to sudden interruption of currents in a device connected in parallel with DUT due to inductance of the wiring harness.



Copyright © 2016, Texas Instruments Incorporated

図 6. ISO 7637-2 Pulse 2a Simulation Picture

Key features include:

- Ignition switch and main relay or relevant
- Inductance (wiring harness)
- Control Unit or DUT (exposed to transients)
- Load resistance (effective load on the power supply)
- Load switch
- Battery

The pulse itself, simulating an inductive kick from the wiring harness, is a high-voltage, positive-going transient. The waveform and its parameters are given in 図 7 and 表 4:




図 7. ISO 7637-2 Pulse 2a Waveform

表 4. Pulse 2a Parameters


PARAMETER	12-V SYSTEM	24-V SYSTEM
U_s	37 to 50 V	
R_i	2 Ω	
t_d	0.05 ms	
t_r	$\left(1_{-0.5}^0\right) \mu\text{s}$	
$t_1^{(1)}$	0.2 to 5 s	

⁽¹⁾ The repetition time t_1 can be short, depending on the switching. The use of a short repetition time reduces the test time.

Pulse specification and parameters might vary based on OEM and vehicle configuration.

2.3.1.3 ISO 7637-2 Pulses 3a and 3b

These test pulses are a simulation of transients, which occur as a result of the switching processes. The characteristics of these transients are influenced by distributed capacitance and inductance of the wiring harness.



Copyright © 2016, Texas Instruments Incorporated

図 8. ISO 7637-2 Pulse 3a and 3b Simulation Picture

Key features include:

- Wiring harness with distributed inductance and capacitance
- Ignition switch and main relay or relevant
- Control Unit or DUT (exposed to transients)
- Inductive load (relays, solenoids or motors, and so on)
- Battery

Pulse 3a is seen in control unit or DUT when supply is turned ON or load is switched before the control unit. A burst of negative arching transients are seen due to relay on and off.




図 9. ISO 7637-2 Pulse 3a Waveform

表 5. ISO 7637-2 Pulse 3a Parameters

PARAMETER	12-V SYSTEM	24-V SYSTEM
U_s	112 to 150 V	150 to 200 V
R_i	50 Ω	
t_d	$(0.1^{+0.1}_0)$ μ s	
t_r	5 ns \pm 1.5 ns	
t_1	100 μ s	
t_4	10 ms	
t_5	90 ms	

Pulse 3a is seen in control unit or DUT when load is switched after the control unit. A burst of positive arching transients are seen due to relay on and off.




図 10. ISO 7637-2 Pulse 3b Waveform

表 6. ISO 7637-2 Pulse 3b Parameters


PARAMETER	12-V SYSTEM	24-V SYSTEM
U_s	75 to 100 V	150 to 200 V
R_i	50 Ω	
t_d	$(0.1^{+0.1}_0)$ μ s	
t_r	5 ns \pm 1.5 ns	
t_1	100 μ s	
t_4	10 ms	
t_5	90 ms	

Pulse specification and parameters might vary based on OEM and vehicle configuration.

2.3.1.4 ISO 16750-2 4.6.4 Load Dump

This test is a simulation of load dump transient, occurring in the event of a discharged battery being disconnected while the alternator is generating charging current and with other loads remaining on the alternator circuit at this moment. Load dump may occur on account of a battery being disconnected as a result of cable corrosion, poor connection or of intentional disconnection with the engine running. This pulse was actually moved from ISO 7637 to ISO 16750.

The actual load dump event is extremely high energy and high voltage, which would be very difficult (and expensive) to protect against on every subsystem in the vehicle. Instead, every OEM installs a clamping circuit to the alternator, which limits the voltage to a more manageable level for the subsystem. This clamped voltage varies from OEM to OEM, but is typically in the range of 30 to 40 V.



Copyright © 2016, Texas Instruments Incorporated

図 11. ISO 16750-2 Test A Simulation Picture

Key features include:

- Battery connection (loose contact or disconnection)
- Alternator with internal clamping
- Control unit or DUT (exposed to transients)
- Battery




図 12. ISO16750-2 Test A Waveform (Without Centralized Load Dump)

表 7. ISO16750-2 4.6.4.2.1 Test A Parameters

PARAMETER	TYPE OF SYSTEM	
	$U_N = 12\text{ V}$	$U_N = 24\text{ V}$
U_S (V)	$79 \leq U_S \leq 101$	$151 \leq U_S \leq 202$
R_i (Ω)	$0.5 \leq R_i \leq 4$	$1 \leq R_i \leq 8$
t_d (ms)	$40 \leq t_d \leq 400$	$100 \leq t_d \leq 350$
t_r (ms)	$10 \begin{pmatrix} 0 \\ -5 \end{pmatrix}$	

Pulse specification and parameters might vary based on OEM and vehicle configuration.

2.3.1.5 ISO 16750-2 4.7 Reverse Voltage

This test checks the ability of a control unit to withstand against the connection of a reversed battery when using an auxiliary starting device. During the service or while repairing the car, there is a possible risk of mis wire or wrong connections of system wiring harness to battery. In such case electronic control units needs to have protection for reverse battery voltage.

In automotive systems, the alternator is directly connected to battery without any fuse. Rectifier diodes in the alternator can withstand the reverse voltage for 60 s. If the diodes in alternator are damaged, then there is a scope for damage of wires and possible fire inside the system. Once the fuses or alternator are replaced, the rest of the devices are expected to run with class A. So the control units are expected to withstand the reverse voltage for at least $60\text{ s} \pm 6\text{ s}$.

表 8. ISO16750-2 Reverse Voltage Parameters

NOMINAL VOLTAGE U_N (V)	TEST VOLTAGE U_A (V)
12	14
24	28

Pulse specification and parameters might vary based on OEM and vehicle configuration.

3 Hardware, Testing Requirements, and Test Results

3.1 Required Hardware

3.1.1 Undervoltage ($V_{IN} < 5\text{ V}$)


When the battery voltage is less than 5 V, the LM5060-Q1 is in undervoltage mode, and the gate voltage will be pulled to ground. Q1 and Q2 will remain in OFF state. In an automotive environment, the UVLO state is not widely used as it is not included as feature of this design. The UVLO pin connects directly to the input of LM5060-Q1, so the device is independent of the UVLO threshold. The LM5060-Q1 starts or stops functioning based on the V_{IN} parameters defined in the datasheet of the device.

In an automotive environment, typical batteries used for supply are 12 V, 24 V, and 48 V. In normal operation, the LM5060-Q1 will always remains in an ON state. Methods and mechanism to support cold crank conditions will be explained in 3.1.4.

3.1.2 Normal Operation ($5\text{ V} \leq V_{IN} \leq 75\text{ V}$)

If the enable pin is high and input voltage is less than the overvoltage threshold, then the gate of the LM5060-Q1 will turn on Q1 and Q2. Output voltage follows the input voltage with a voltage drop across Q1 and Q2 as shown in 13.

$$V_{OUT} = V_{IN} - (R_{DS(on)_Q1} + R_{DS(on)_Q2}) \times I_{LOAD} \tag{1}$$



Copyright © 2016, Texas Instruments Incorporated

13. Normal Behavior

3.1.3 Transient Suppression

Transient suppression is a critical part for automotive input protection. As mentioned in 2.3.1, there are different types of transients that need to be handled at the battery input. There is a need to have a common topology to support various automotive input protection requirements. Load dump typically describes input protection. In most automotive cases, the load dump pulse is handled in the alternator. During the service or repairs, there is a scope and chance to replace the current alternator with a low-cost solution. Low-cost alternators might have different specification or no load dump protection, which might leads to damage of electronics.




図 14. Input Protection Characteristics

図 14 represents the behavior of an input protection module during load dump pulses. Output voltage can be reduced to the voltage levels based on requirements and system design. V1 is the nominal battery input voltage applied to the system. During normal state, voltage at the output will be constant based on state of input voltage. As discussed in this case, circuit behavior is same as shown in 図 13 (output voltage following the input voltage with Q1 and Q2). Since Q1 and Q2 are turned on, D3 is the TVS diode that will suppress the transients from input and output. Due to transients as shown in 図 14, if the input voltage starts rising, output voltage will follow the input voltage until V5. V5 is the minimum break down voltage of D3.

$$V5 = V_{BV_D3_Min} \tag{2}$$

When D3 breaks down, input current will start rising and leading D3 to clamp the voltage. As per 図 14, the transition between a to b represents the clamping behavior of D3.

$$I_{INPUT} = I_{LOAD} + \frac{(V_{IN} - V_{CV_D3})}{(R_{DS(on)_Q1} + R_{DS(on)_Q2})} \tag{3}$$

As the input voltage rises, the input current (I_{IN_INPUT}) will further increase. The LM5060-Q1 has overload detection, which will turn off Q1 and Q2 (and so on). If the input current is above the overcurrent threshold limit (I_{OCP_LM5060}), gate voltage will be pulled down with an 80-mA sink current. When the gate voltage is pulled down, Q1 and Q2 will be turned off. As shown in [Fig 15](#), when Q1 and Q2 are turned off current will be flowing through D1, D2. Output voltage (V_{OUT}) will vary based on input voltage (V_{IN}), V_{BV_D1} , V_{BV_D3} (break down voltages), and load current (I_{LOAD}).




図 15. LM5060-Q1 OCP Latch During Transient

When OCP error is latched at the initial stage when $V_{IN} < (V_{BV_D1_min} + V_{BV_D3_min} + V_{FD_D2})$:

$$V_{OUT} = V4 = V_{IN} - V_{FD_D2} - V_{BV_D1_min} \tag{4}$$

During the load dump, voltage will further rise, which leads to clamping of both D1 and D3.

When $V_{TRANS} \geq (V_{BV_D1_min} + V_{BV_D3_min} + V_{FD_D2})$:

$$V_{IN_max} = V7 = (V_{CV_D1_max} + V_{CV_D3_max} + V_{FD_D2}) \tag{5}$$

$$V_{OUT_max} = V6 = V_{CV_D1_max} \tag{6}$$

The load current of the system during the transients plays an important role for power dissipation and component selection. Peak power dissipation in the TVS diodes depends on the clamping voltage, peak transient voltage, and resistance of alternator. Selecting TVS diodes must be done based on energy dissipated in them during the peaks of transient.

Q1 and Q2 are turned off due to over current error. If the circuit design is not done properly, the LM5060-Q1 will turn OFF output voltage upon the completion of transient pulse. Input protection circuit must be implemented with appropriate circuit to remove the over current error. Take care when designing this circuit so that it will not clear all overcurrent errors. An overcurrent error that is produced due to transient (overvoltage) must be reset with an appropriate circuit. Selecting a reset voltage must be chosen appropriately to handle voltage drops and breakdown voltage of D1 ($V_{BV_D1_min}$).

If:

- V_{OUT_min} is the maximum voltage drop allowed
- V_{IN_RESET} is the LM5060-Q1 transient reset voltage
- R_i is the alternator input resistance

Then:


$$V_{IN_RESET} > V_{OUT_min} + V_{CV_D1_max} \tag{7}$$

$$V_{IN_RESET} < V_{BV_D3} + (I_{OCP_LM5060}) \times (R_i) \tag{8}$$

If V_{IN_RESET} was set at very high voltages, there could be a chance of repeating the overcurrent error along with D3 breakdown voltage, which leads to output voltage latched off. So to avoid this incidence, reset voltage has to be set in such a way that overcurrent error will not be repeated.

If V_{IN_RESET} is set at low input voltage, then output voltage might fall too low. If the output voltage falls low, it could be inconvenient to the DC-DC converter and affect the selection of components. In such a case, place a better filter circuit at input to avoid the damage or overstress to DC-DC converter or relevant components.

3.1.4 Circuit Behavior




Copyright © 2016, Texas Instruments Incorporated

図 16. Input Protection Circuit

- R2, R3, D5, and D8 are used to protect the VIN pin of the LM5060 during the transients. R1, R2, and D8 can be changed accordingly to support transient peak voltages.
- Q1 is the main switch for overload and overvoltage errors for U1, whereas Q2 is to support the reverse polarity protection.
- There is no internal protection or detection of reverse polarity in the LM5060. Q3, D7, R6, and R7 are used to protect the design from reverse polarity. Q3 will turn on and reduce the gate to source voltages of Q1 and Q2. D7 is used to protect the Q3 whereas R6 to reduce the current consumption.
- R7 is used to control the turnon time of Q1 and Q2. It will also support in reducing the leakage current during the reverse polarity. During error state it is required to turn off the supply lines faster, so D9 is used to bypass R7 to turn off the Q1 and Q2.
- The undervoltage function is rarely used in automotive environment. It is not common for 12-V or 24-V systems. Design can be adapted for a 48-V system to set a defined voltage at the UVLO pin to save or reduce complexities of DC-DC converters.
- During cold crank conditions, input voltage will fall less than 5 V. The 5-V output of DC-DC converter can be connected through D6 to keep the LM5060 in active mode.
- D10 is used in the design to support external trigger input at test point along with J5 jumper pin. In end applications, D10 and J5 can be removed, and the external trigger input can be connected directly to R11.

- R1 and R4 are used to set the threshold for overload protection in the design. D4 will protect the sense pin during the peak transients. If unsuppressed load dump pulse is applied at input pin. Sense pin can withstand maximum 75V, D4 is used to protect the sense pin during high voltage transients.
- Due to inrush currents, high- or low-voltage transients, and noise, there could be OVP and overload errors set in the LM5060. An external timer capacitor C7 will be used to allow blanking period for these errors to differentiate noise and actual errors. Based on system requirement C7 is configurable. A fault will be latched when a 6- μ A current flowing the C7 builds a voltage at timer, typically 2 V. When a fault is latched, Q1 and Q2 are turned off.

- R5, R8 potential divider to support OVP for LM5060. During an overvoltage, Q1 and Q2 are turned off when the input voltage falls less than the OVP threshold voltage; then output voltage resumes as Q1 and Q2 are turned ON.



Copyright © 2016, Texas Instruments Incorporated

図 17. Comparator Reset Mechanism

- Comparator circuit is used to reset the LM5060. As discussed in 3.1.3, it is required to reset the LM5060 if the overload error is latched due to transient voltage. Do not reset overload errors if the input voltage is in normal range.
- In a normal state, if the nPGD pin of the LM5060 is pulled low, voltage at non-inverting pin of U2A also remains low. As a result, voltage in the disable net is pulled to low by a comparator as 2.5 V is present at the inverting pin due to R9 and R12.
- The nPGD pin of the LM5060 is floating when overvoltage or overload errors are detected. Voltage at R15 gives a fraction of battery voltage across potential dividers of R10, R13, and R15. R16 can be populated with an appropriate value to give the hysteresis for the module.
- R14 is the pullup resistance for the open drain connection of the comparator.
- As specified in 式 8, V_{IN_RESET} must be less than sum of the breakdown voltage and overload current with internal resistance. OVP for the LM5060 must be chosen to support the application appropriately.

3.2 Testing and Results

Test setup for automotive polarity protection has been done as shown in [Figure 18](#).





Figure 18. Test Setup

To check the performance of the LM5060-Q1, This TI Design has been tested for 12-V and 24-V applications.

3.2.1 Operational Tests




CH1: Input
CH2: Output
CH3: Gate
CH4: Enable

注: Turnon behavior of the LM5060-Q1 has been checked.

Input = 12 V
Gate on-time ≈ 527 μs

Figure 19. Turnon Behavior at 12 V




CH1: Input
CH2: Output
CH3: Gate
CH4: Enable

注: Turnoff behavior of the LM5060-Q1 has been checked.

Input = 12 V
Gate off-time ≈ 118 μs

図 20. Gate Turnoff Behavior at 12 V




CH1: Input
CH2: Output
CH3: Gate
CH4: Enable

注: Turnoff behavior of the LM5060-Q1 has been checked.

Input = 12 V
Output off-time ≈ 14.28 ms

図 21. Output Turnoff Behavior at 12 V




CH1: Input
CH2: Output
CH3: Gate
CH4: Enable

注: Turnon behavior of the LM5060-Q1 has been checked.

Input = 24 V
Gate on-time ≈ 570 μs

図 22. Gate Turnon Behavior at 24 V




CH1: Input
CH2: Output
CH3: Gate
CH4: Enable

注: Turnoff behavior of the LM5060-Q1 has been checked.

Input = 24 V
Gate off-time \approx 233 μ s

図 23. Gate Turnoff Behavior at 24 V



CH1: Input
CH2: Output
CH3: Gate
CH4: Enable


注: Turnoff behavior of LM5060-Q1 has been checked

Input = 24 V
Output off-time \approx 28 ms

図 24. Output Turnoff Behavior at 24 V

3.2.2 Transient Tests

☒ 25 shows the setup for transient testing.




☒ 25. Setup for Transient Tests

The transient tests used the following equipment:

- Teseq PA5840 Power Amplifier and Battery Simulator
- Teseq NSG 5500 Automotive Transient Immunity Tests
- Agilent Technologies Oscilloscope

3.2.2.1 12-V Battery




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 1
 Level: 4
 Number of pulses: 500
 U_S : 150 V
 t_r : 1 μ s
 t_f : 2 ms

図 26. ISO7637-2 Pulse 1




CH1: Input
 CH2: Output

注: Max negative output voltage is -3.25 V.

ISO7637-2 Pulse 1
 Level: 4
 Number of pulses: 500
 U_S : 150 V

図 27. TIDA-01167 Pulse 1 Behavior at 12 V




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 2a
 Level: 4
 Number of pulses: 500
 U_S : 112 V
 t_r : 1 μ s
 t_f : 0.05 ms

図 28. ISO7637-2 Pulse 2a




CH1: Input
 CH2: Output

注: Max transient voltage is 35 V.

ISO7637-2 Pulse 2a
 Level: 4
 Number of pulses: 500
 U_S : 112 V

図 29. TIDA-01167 Pulse 2a Behavior at 12 V




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 3a
 Level: 4
 Duration of pulses: 10 min
 U_S : 220 V
 t_r : 5 ns
 t_f : 150 ns

図 30. ISO7637-2 Pulse 3a




CH1: Input
 CH2: Output

注: Max transient voltage is 5.62 V.

ISO7637-2 Pulse 3a
 Level: 4
 Duration of pulses: 10 min
 U_S : 220 V

図 31. TIDA-01167 Pulse 3a Behavior at 12 V




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 3b
 Level: 4
 Duration of pulses: 10 min
 U_S : 150 V
 t_r : 5 ns
 t_f : 150 ns

図 32. ISO7637-2 Pulse 3b




CH1: Input
 CH2: Output

注: Max transient voltage is 8 V.

ISO7637-2 Pulse 3b
 Level: 4
 Duration of pulses: 10 min
 U_S : 150 V

図 33. TIDA-01167 Pulse 3b Behavior at 12 V




CH1: Generator source

注: ISO16750-2 unsuppressed load dump from generator

ISO16750-2 unsuppressed load dump
 U_S : 101 V (87+14)
 R_i : 0.5 Ω
 t_r : 10 ms
 t_f : 200 ms

図 34. ISO16750-2 Pulse 3b




CH1: Input
 CH2: Output

注: Output max voltage is 41.75 V and min voltage is 7.5 V. Class A operation is possible as output voltage is in operating range for the 12-V system.

ISO16750-2 unsuppressed load dump
 U_S : 101 V (87+14)
 R_i : 0.5 Ω

図 35. TIDA-01167 Behavior 12-V Unsuppressed Load Dump

3.2.2.2 24-V Battery




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 1
Level: 3
Number of pulses: 500
 U_S : 450 V
 t_r : 3 μ s
 t_f : 1 ms

図 36. ISO7637-2 Pulse 1




CH1: Input
CH2: Output

注: Max negative output voltage is -3.37 V.

ISO7637-2 Pulse 1
Level: 3
Number of pulses: 500
 U_S : 450 V

図 37. TIDA-01167 Pulse 1 Behavior at 24 V




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 2a
 Level: 4
 Number of pulses: 500
 U_S : 112 V
 t_r : 1 μ s
 t_f : 0.05 ms

図 38. ISO7637-2 Pulse 2a




CH1: Input
 CH2: Output

注: Max transient voltage is 41.8 V.

ISO7637-2 Pulse 2a
 Level: 4
 Number of pulses: 500
 U_S : 112 V

図 39. TIDA-01167 Pulse 2a Behavior at 24 V




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 3a
 Level: 4
 Duration of pulses: 10 min
 U_S : 300 V
 t_r : 5 ns
 t_f : 150 ns

図 40. ISO7637-2 Pulse 3a




CH1: Input
 CH2: Output

注: Max voltage dip is 9.12 V.

ISO7637-2 Pulse 3a
 Level: 4
 Duration of pulses: 10 min
 U_S : 300 V

図 41. TIDA-01167 Pulse 3a Behavior at 24 V




CH1: Generator source

注: ISO7637-2 Pulse 1 from generator

ISO7637-2 Pulse 3b
 Level: 4
 Duration of pulses: 10 min
 U_S : 300 V
 t_r : 5 ns
 t_f : 150 ns

図 42. ISO7637-2 Pulse 3b




CH1: Input
 CH2: Output

注: Max transient voltage is 11.2 V.

ISO7637-2 Pulse 3b
 Level: 4
 Duration of pulses: 10 min
 U_S : 300 V

図 43. TIDA-01167 Pulse 3b Behavior at 24 V




CH1: Generator source

注: ISO16750-2 unsuppressed load dump from generator

ISO16750-2 unsuppressed load dump
 U_S : 150 V (123.1+27)
 R_i : 4 Ω
 t_r : 10 ms
 t_d : 200 ms

図 44. ISO16750-2 Unsuppressed Load Dump 24 V




CH1: Input
 CH2: Output

注: Output max voltage is 75 V and min voltage is 26.8 V. Class A operation is possible as output voltage is in operating range for the 24-V system.

Take care in the design for maximum operating voltage of devices.

ISO16750-2 unsuppressed load dump
 U_S : 150 V (123.1+27)
 R_i : 4 Ω
 t_d : 200 ms

図 45. TIDA-01167 Unsuppressed Load Dump Behavior for 24 V



CH1: Input
CH2: Output

注: Output max voltage is 81 V and min voltage is 6.8 V. Class B operation is possible.

Take care in the design for maximum operating voltage of devices.

ISO16750-2 unsuppressed load dump
 U_S : 175 V (148+27)
 R_i : 4 Ω
 t_d : 200 ms

図 46. TIDA-01167 Unsuppressed Load Dump Behavior for 24 V

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01167](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01167](#).

4.3 PCB Layout Recommendations

PCB layout has to be done with appropriate measures to ensure the smooth operation of functionality for input protection:

1. Check the series path tracks for power dissipation, set the layer thickness and area appropriately
2. Place vias appropriately to handle the conduction currents.
3. Place C3 and C4 very close to the connector.
4. Place D1, D2, D3 very closely and appropriately near to the connector.




図 47. TVS Diodes Placement

5. Place decoupling capacitors near to the devices.
6. Place Q1 and Q2 close together.




図 48. Q1,Q2 Placement

7. Connections from sense pin and output pins should be short and noise free.
8. Timer capacitor C7 should be near to U1 with low resistance to ground.
9. Place C5 and C6 near to U1, C9 and C10 near to U3 , C8 near to U2.
10. C1 and C2 should be placed close to the output pins.
11. Place the current sensing device and shunt on the same side of the PCB.
12. Follow layout guidelines for U1 and U3.




図 49. U1 and U3 Layout

4.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01167](#).

4.4 Gerber Files

To download the Gerber files, see the design files at [TIDA-01167](#).

4.5 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01167](#).

5 Related Documentation

1. Texas Instruments, [LM5060-Q1 Hotswap Design Calculator](#) (SLVC667)
2. Texas Instruments, [Hot Swap Calculator Tutorial: Steps 1 & 2 – Operating Conditions, Current Limit, & Circuit Breaker](#) (<http://www.ti.com/general/docs/video/watch.tsp?entryid=4607940999001>)
3. Texas Instruments, [Circuit protection overview](#), TI Training (<https://training.ti.com/circuit-protection-overview>)

5.1 商標

Audi is a registered trademark of AUDI AG.
BMW is a registered trademark of BMW AG.
Porsche is a registered trademark of Porsche AG.
VW is a registered trademark of Volkswagen of America, Inc.
すべての商標および登録商標はそれぞれの所有者に帰属します。

6 About the Author

RAMA KAMBHAM (Rama Chandra Reddy) is an automotive system engineer working in Texas Instruments Deutschland. Rama brings to this role his extensive experience in Battery Management Systems and Engine Management Systems in the automotive domain. Rama earned his bachelor of engineering degree from Osmania University Hyderabad, India.

改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

2016年11月発行のものから更新

Page

-
- 現行のデザイン・ガイドのテンプレートに合わせてレイアウトを変更 1
 - ボードの画像を変更 1
-

TIの設計情報およびリソースに関する重要な注意事項

Texas Instruments Incorporated ("TI")の技術、アプリケーションその他設計に関する助言、サービスまたは情報は、TI製品を組み込んだアプリケーションを開発する設計者に役立つことを目的として提供するものです。これにはリファレンス設計や、評価モジュールに関する資料が含まれますが、これらに限られません。以下、これらを総称して「TIリソース」と呼びます。いかなる方法であっても、TIリソースのいずれかをダウンロード、アクセス、または使用した場合、お客様(個人、または会社を代表している場合にはお客様の会社)は、これらのリソースをここに記載された目的にのみ使用し、この注意事項の条項に従うことに合意したものとします。

TIによるTIリソースの提供は、TI製品に対する該当の発行済み保証事項または免責事項を拡張またはいかなる形でも変更するものではなく、これらのTIリソースを提供することによって、TIにはいかなる追加義務も責任も発生しないものとします。TIは、自社のTIリソースに訂正、拡張、改良、およびその他の変更を加える権利を留保します。

お客様は、自らのアプリケーションの設計において、ご自身が独自に分析、評価、判断を行う責任がお客様にあり、お客様のアプリケーション(および、お客様のアプリケーションに使用されるすべてのTI製品)の安全性、および該当するすべての規制、法、その他適用される要件への遵守を保証するすべての責任をお客様のみが負うことを理解し、合意するものとします。お客様は、自身のアプリケーションに関して、(1) 故障による危険な結果を予測し、(2) 障害とその結果を監視し、および、(3) 損害を引き起こす障害の可能性を減らし、適切な対策を行う目的で、安全策を開発し実装するために必要な、すべての技術を保持していることを表明するものとします。お客様は、TI製品を含むアプリケーションを使用または配布する前に、それらのアプリケーション、およびアプリケーションに使用されているTI製品の機能性を完全にテストすることに合意するものとします。TIは、特定のTIリソース用に発行されたドキュメントで明示的に記載されているもの以外のテストを実行していません。

お客様は、個別のTIリソースにつき、当該TIリソースに記載されているTI製品を含むアプリケーションの開発に関連する目的でのみ、使用、コピー、変更することが許可されています。明示的または黙示的を問わず、禁反言の法理その他どのような理由でも、他のTIの知的所有権に対するその他のライセンスは付与されません。また、TIまたは他のいかなる第三者のテクノロジーまたは知的所有権についても、いかなるライセンスも付与されるものではありません。付与されないものには、TI製品またはサービスが使用される組み合わせ、機械、プロセスに関連する特許権、著作権、回路配置利用権、その他の知的所有権が含まれますが、これらに限られません。第三者の製品やサービスに関する、またはそれらを参照する情報は、そのような製品またはサービスを利用するライセンスを構成するものではなく、それらに対する保証または推奨を意味するものでもありません。TIリソースを使用するため、第三者の特許または他の知的所有権に基づく第三者からのライセンス、あるいはTIの特許または他の知的所有権に基づくTIからのライセンスが必要な場合があります。

TIのリソースは、それに含まれるあらゆる欠陥も含めて、「現状のまま」提供されます。TIは、TIリソースまたはその仕様に関して、明示的か暗黙的にかかわらず、他のいかなる保証または表明も行いません。これには、正確性または完全性、権原、続発性の障害に関する保証、および商品性、特定目的への適合性、第三者の知的所有権の非侵害に対する黙示的保証が含まれますが、これらに限られません。

TIは、いかなる苦情に対しても、お客様への弁済または補償を行う義務はなく、行わないものとします。これには、任意の製品の組み合わせに関連する、またはそれらに基づく侵害の請求も含まれますが、これらに限られず、またその事実についてTIリソースまたは他の場所に記載されているか否かを問わないものとします。いかなる場合も、TIリソースまたはその使用に関連して、またはそれらにより発生した、実際の、直接的、特別、付随的、間接的、懲罰的、偶発的、または、結果的な損害について、そのような損害の可能性についてTIが知らされていたかどうかにかかわらず、TIは責任を負わないものとします。

お客様は、この注意事項の条件および条項に従わなかったために発生した、いかなる損害、コスト、損失、責任からも、TIおよびその代表者を完全に免責するものとします。

この注意事項はTIリソースに適用されます。特定の種類の資料、TI製品、およびサービスの使用および購入については、追加条項が適用されます。これには、半導体製品(<http://www.ti.com/sc/docs/stdterms.htm>)、評価モジュール、およびサンプル(<http://www.ti.com/sc/docs/sampterm.htm>)についてのTIの標準条項が含まれますが、これらに限られません。