

Low-Energy Accelerator (LEA) Common Parameter Blocks

Group 1

basic pointwise vector/matrix operations	input1	reserved1	vectorSize	input2	output	inputOffset	input2Offset	outputOffset
LEACMD_ADDMATRIX	0x40	IQ16	u16	IQ16	IQ16	s16	s16	s16
LEACMD_ADDLONGMATRIX	0x7C	IQ32	u16	IQ32	IQ32	s16	s16	s16
LEACMD_MPYMATRIX	0x3C	Q.15	u16	Q.15	Q.15	s16	s16	s16
LEACMD_MPYLONGMATRIX	0x74	Q.31	u16	Q.31	Q.31	s16	s16	s16
LEACMD_MPYCOMPLEXMATRIX	0x78	cQ.15	u16	cQ.15	cQ.15	s16	s16	s16
LEACMD_SUBMATRIX	0x70	IQ16	u16	IQ16	IQ16	s16	s16	s16
LEACMD_SUBLONGMATRIX	0xD4	IQ32	u16	IQ32	IQ32	s16	s16	s16

Group 2

basic MAC vector	input1	reserved1	vectorSize	input2	output	scaleFactor
LEACMD_MAC	0x54	Q.15	u16	Q.15	Q.31	rsvd.
LEACMD_MAC3	0x134	Q.15	u16	Q.15	Q.31	rsvd.
LEACMD_SCALEDMAC	0x138	Q.15	u16	Q.15	Q16.15	Q.15

Group 3

MAC, point- FIR, correlation, convolution	input1	reserved1	vectorSize	input2	output	inputOffset	input2Offset	outputOffset
LEACMD_MACMATRIX	0x100	Q.15	u16	Q.15	Q.31	s16	s16	s16
LEACMD_MACLONGMATRIX	0xD0	Q.31	u16	Q.31	Q.31	s16	s16	rsvd.
LEACMD_MACCOMPLEXMATRIX	0x68	cQ.15	u16	cQ.15	cQ.31	s16	s16	rsvd.
LEACMD_MACCOMPLEXCONJUGATEMATRIX	0x6C	cQ.15	u16	cQ.15	cQ.31	s16	s16	rsvd.

Group 4

basic min/max vector search operations on 16B data	input1	reserved1	vectorSize	output
LEACMD_MAX	0x104	IQ16	u16	V,P
LEACMD_MAXUNSIGNED	0x10C	u16	u16	V,P
LEACMD_MIN	0x108	IQ16	u16	V,P
LEACMD_MINUNSIGNED	0x110	u16	u16	V,P

Group 5

generic min/max search operations on 32B data	input1	reserved1	vectorSize	output	reserved2
LEACMD_MAXLONGMATRIX	0xD8	IQ32	u16	V,P	s16
LEACMD_MAXUNSIGNEDLONGMATRIX	0x114	u32	u16	V,P	s16
LEACMD_MINLONGMATRIX	0xDC	IQ32	u16	V,P	s16
LEACMD_MINUNSIGNEDLONGMATRIX	0x118	u32	u16	V,P	s16

Group 6

generic min/max search operations on dual 16B data / complex	input1	reserved1	vectorSize	input2	output	reserved2
LEACMD_MAXMATRIX	0x44	IQ16	u16	s16	V _E V _O P _E P _O	rsvd.
LEACMD_MAXUNSIGNEDMATRIX	0xE8	u16	u16	s16	V _E V _O P _E P _O	rsvd.
LEACMD_MINMATRIX	0x48	IQ16	u16	s16	V _E V _O P _E P _O	rsvd.
LEACMD_MINUNSIGNEDMATRIX	0xEC	u16	u16	s16	V _E V _O P _E P _O	rsvd.

Group 7

block- FIR, correlation, convolution	input1	reserved1	vectorSize	coeffs	output	filterLength	circularBufferMask	scaleFactor
LEACMD_FIR	0x18	Q.15	u16	Q.15	Q.15	u16	u16	rsvd.
LEACMD_FIRLONG	0xC8	Q.31	u16	Q.31	Q.31	u16	u16	rsvd.
LEACMD_FIRCOMPLEX	0xE0	cQ.15	u16	cQ.15	cQ.15	u16	u16	rsvd.
LEACMD_FIRCOMPLEXLONG	0x124	cQ.31	u16	cQ.31	cQ.31	u16	u16	rsvd.
LEACMD_SCALEDFIR	0x13C	Q.15	u16	Q.15	Q.15	u16	u16	Q.15

Group 8

taylor functions on pointwise vectors/matrices	input1	reserved1	vectorSize	output	coeffs	order	scaleFactor
LEASCMD_POLYNOMIAL	0x20	Q.15	u16	Q.15	Q.15	u16	IQ16.15
LEASCMD_POLYNOMIALLONG	0x30	Q.31	u16	Q.31	Q.31	u16	s16

Group 9

FFT, iFFT, bank filtering (DIT_Type)	input1	reserved1	vectorSize	log2Size
LEACMD_FFTCOMPLEXAUTOSCALING	0x00	cQ.15	u16	u16
LEACMD_FFTCOMPLEXFIXEDSCALING	0x10	cQ.15	u16	u16
LEACMD_FFTCOMPLEXLONG	0x9C	cQ.31	u16	u16

Group 10

bit reversed carry propagated addressing pre-sort for DIT-FFTs	input1	reserved1	vectorSize	reserved2
LEACMD_BITREVERSECOMPLEXEVEN	0x84	cQ.15	u16	rsvd.
LEACMD_BITREVERSECOMPLEXODD	0x88	cQ.15	u16	rsvd.
LEACMD_BITREVERSECOMPLEXLONGEVEN	0xAC	cQ.31	u16	rsvd.
LEACMD_BITREVERSECOMPLEXLONGODD	0xB4	cQ.31	u16	rsvd.

Group 11

Vector/Matrix - Deinterleave/Sort Functions	input1	reserved1	vectorSize	interleaveDepth	output	reserved2
LEACMD_DEINTERLEAVEEVEN	0x58	IQ16	u16	u16	IQ16	rsvd.
LEACMD_DEINTERLEAVEVENODD	0x5C	IQ16	u16	u16	IQ16	rsvd.
LEACMD_DEINTERLEAVEODDEVEN	0x60	IQ16	u16	u16	IQ16	rsvd.
LEACMD_DEINTERLEAVEODDDODD	0x64	IQ16	u16	u16	IQ16	rsvd.
LEACMD_DEINTERLEAVELONG	0x12C	IQ32	u16	u16	IQ32	rsvd.

Group B

Specials for Math, Matrix, DSP

Group A

LEACMD__MPYMATRIXROW NxM

input1; &N_{ROW} of Q.15
reserved 1
rowSize; R as u16 (rows of M)
colSize; C u16 (cols of M)
colVector; &M_{COL} of Q.15
output &Z_{OUT} of Q.15

$$\begin{bmatrix} m_{0,0} & m_{0,1} & m_{0,2} & \dots & m_{0,C-1} \\ m_{1,0} & m_{1,1} & m_{1,2} & \dots & m_{1,C-1} \\ \dots & \dots & \dots & \dots & \dots \\ m_{R-1,0} & m_{R-1,1} & m_{R-1,2} & \dots & m_{R-1,C-1} \end{bmatrix} \begin{bmatrix} z_0 \\ \dots \\ z_{C-1} \end{bmatrix}$$

LEACMD__POLYNOMIALSCALAR

input1; X as Q.31
coeffs; &C of Q.31
order; M
scaleFactor; SF as signed

$$LEAPMDST = \sum_{m=0}^{M-1} (C_m * X^m) * SF;$$

LEACMD__IIRBQ1

Direct form I structure

input1; &X of Q.15
reserved 1
vectorSize; N of u16
output; &Z of Q.15
state; &S of Q.15
coeffs; &C of Q.15
direction; s16
reserved

LEACMD__IIRBQ2

Direct form II structure

input; &X of Q.15
reserved 1
vectorSize; N of u16
output; &Z of Q.15
state; &S of Q.15
coeffs; &C of Q.15
reserved

LEACMD__IIRBQ2EXTENDED

Direct form II structure

input1; &X of Q.15
reserved 1
vectorSize; N of u16
output; &Z of Q.15
state; &ES of Q.15
coeffs; &EC of Q.15
reserved

LEACMD__WINDOW

input1; &X of Q.15
reserved 1
vectorSize; N of u16
tapSize; K of u16
coeffs; &C of Q.15

for $n=0..K-1$
 $X_{N-n} = X_{N-n} * C_n$
and $X_n = X_n * C_n$

typical purpose / usage of command group

extended parameter block

group name

register extension

base parameters

given parameter names

brief mathematical notation with correct indices

not used in this variant type of source/dest. data

Group 2

basic MAC vector	input1	reserved1	vectorSize	input2	output	scaleFactor
LEACMD_MAC	0x54	Q.15	u16	Q.15	Q.31	rsvd.

$Z = \sum_{n=0}^{N-1} (x_n * y_n)$

{command:~itflg} code
 command name

P[0]
 P[1]
 P[2]
 P[3]
 P[4]

Group 2

basic MAC vector	input1	reserved1	vectorSize	input2	output	scaleFactor
LEACMD_#	Q.15	u16	Q.15	Q.31	rsvd.	SF

$Z = \sum_{n=0}^{N-1} (x_n * y_n)$

1st argument

& of base parameters

command

Invoke Command Function

1. LEAPMS0L

2. LEAPMS1L

3. LEAPMCBL

LEACNF0, LEACNF1, LEACNF2

LEAPCTL, LEAIE, LEAIFG

code snippet (actually complete test program)

```
#include <msp430.h>
//macros to simplify LEA code (usually put in a header file)
#define LEA_EPRG(x) _Pragma(#x) //aux. def for NewLEA...
#define NewLEA_VAR(var) LEA_EPRG(RETAIN(var)) LEA_EPRG(DATA_SECTION(var, ".leaRAM"))
#define Ladr(x) ((unsigned short)((unsigned long)(x) & 0xffff)>>2)
#define Q15(x) (x)<1.0? ((x)>-1.0? (x)*0x8000:0x8000):0x7FFF
#define LeaSP 0x3C00/4 //define Lea-Stack to top of LEA memory {32 bit oriented adr.}

NewLEA_VAR(Xi); NewLEA_VAR(Yi); NewLEA_VAR(Zo); NewLEA_VAR(P); //decl. variables in leaRAM
signed short Xi[]={Q15(-0.5), Q15(0.3), Q15(-0.4), Q15(0.5)}; //init with some input data
signed short Yi[]={Q15(-1), Q15(-1), Q15(-1), Q15(-1)}; //init with some input data
signed long Zo[]={0x00000000}; //init space for result output
short P[]={0,0,4,0,0,0}; //here pre initialized parameters with N=4

void main(void) {
  WDCTL = WDTPW | WDTHOLD; // Stop watchdog timer
  LEACNF0=0; LEACNF1=0; LEACNF2=LeaSP; //init LEA
  LEAPMCTL=LEACMDEN; //enable LEA
  P[0]=Ladr(&Xi); //set Xi in parameters
  P[3]=Ladr(&Yi); //ditto with Yi using macro;
  P[4]=Ladr(&Zo); //address of Zo to last element of parameters
  LEAPMS0L=P[0]; //put 1st parameter directly in register ~PMS0L; here adr of X[]
  LEAPMS1L=Ladr(&P[2]); //put address of base parameter in ~PMS1L...
  LEAPMCBL=LEACMD_MAC + 0; //start/invoke command with ~ITFLGS=0 for simple execution
  for(;;); //have a look yourself
}
```

Invoke a command

1. Declare a parameter block and variables using `NewLEA_VAR` macros;
2. Initialize parameters according to the desired function (see this sheet)
3. Invoke command by writing to `LEAPMS0L`, `LEAPMS1L` and `LEAPMCBL` with proper mode by setting `~ITFLGS` (see Invoke Methods)
4. Pick up results

LEA notifies completion using flags, events, and interrupts



Group 11

FFT, post operation for real points	input1	reserved1	vectorSize	log2Size
LEACMD_FFT (FFTSPLIT)	0x28	Q.15	u16	u16
LEACMD_FFTLONG (FFTLONGSPLIT)	0xA4	Q.31	u16	u16

Low-Energy Accelerator (LEA) Common Parameter Blocks

Group A Programming Structure

Input	vectorSize
V _{so} = &L	N
LEACMD_MOVEONLIST	0x80 u32 u16
LEACMD_SUSPEND	0x00
LEACMD_RESUME	0x08




LEA auxiliary vectors (ROM)

Name	Value	Address range(Lea)	Width	Size
LEA_CONST_0	0x0	0xA000..	16B	2048
neutral element, dummy source		0xA3FF (dual)		
LEA_CONST_1	0x1	0xA400..	16B	2048
pos. epsilon		0xA7FF (dual)		
LEA_CONST_4	0x4000	0xA800..	16B	2048
pos. amplitude margin 16B, + 0.5		0xABFF (dual)		
LEA_CONST_7	0x7FFF	0xAC00..	16B	2048
neutral element, +1		0xAFFF (dual)		
LEA_CONST_8	0x8000	0xB000..	16B	2048
substitutions, complementary element, conversion of ADC/DAC formats, -1,...		0xB3FF (dual)		
LEA_CONST_C	0xC000	0xB400..	16B	2048
neg. amplitude margin 16B, -.5		0xB7FF (dual)		
LEA_CONST_E	0xFFFE	0xB800..	16B	2048
neg. double epsilon, inv. element		0xBBFF (dual)		
LEA_CONST_F	0xFFFF	0xBC00..	16B	2048
neg. epsilon		0xBFFF (dual)		
LEA_CONST_LONG_0	0x0	0xC000..	32B	2048
neutral element, dummy source		0xC7FF		
LEA_CONST_LONG_1	0x1	0xC800..	32B	2048
pos. epsilon		0xCFFF		
LEA_CONST_LONG_4	0x4000:0000	0xD000..	32B	2048
pos. amplitude margin 32B, + 5		0xD7FF		
LEA_CONST_LONG_7	0x7FFF:FFFF	0xD800..	32B	2048
neutral element		0xDFFF		
LEA_CONST_LONG_8	0xE000..	0xE000..	32B	2048
substitutions, complementary element, conversion of ADC/DAC formats,...		0xE7FF		
LEA_CONST_LONG_C	0xC000:0000	0xE800..	32B	2048
neg. amplitude margin 32B, -.5		0xEFFF		
LEA_CONST_LONG_E	0xFFFF:FFFF	0xF000..	32B	2048
neg. double epsilon, inv. element		0xF7FF		
LEA_CONST_LONG_F	0xFFFF:FFFF	0xF800..	32B	2048
neg. epsilon		0xFFFF		

LEA Stack Frame Structure

Memory Address	Register Content Stored
LEASPTR + 100	LEADSTSTAT
LEASPTR + 96	LEACNF0
LEASPTR + 92	LEACNF1
LEASPTR + 88	LEACMDSTAT
LEASPTR + 84	LEAS1STAT
LEASPTR + 80	LEAS0STAT
LEASPTR + 76	PC-Saved
LEASPTR + 72	LoopEnd1 : LoopEnd0
LEASPTR + 68	LoopStart1 : LoopStart0
LEASPTR + 64	LoopCount1 : LoopCount0
LEASPTR + 60	Loop Index
LEASPTR + 56	Address Registers [SCL:SOV]
LEASPTR + 52	Address Registers [SR1:SR]
LEASPTR + 48	Address Registers [MR:PR]
LEASPTR + 44	Address Registers [PA3:PA2]
LEASPTR + 40	Address Registers [PA1:PA0]
LEASPTR + 36	Address Registers [MA:SA2]
LEASPTR + 32	Address Registers [SA1:SA0]
LEASPTR + 28	Data path register C7
LEASPTR + 24	Data path register C6
LEASPTR + 20	Data path register C5
LEASPTR + 16	Data path register C4
LEASPTR + 12	Data path register C3
LEASPTR + 8	Data path register C2
LEASPTR + 4	Data path register C1
LEASPTR + 0	Data path register C0

LEA Hardware Registers (abridged list)




Registers mainly for Programming Purposes

Registers mainly for Debug and Diagnostics Purposes

LEA Command Invoke Methods

Invoke Method	LEA's Command Response
LEAPMCTL=LEACMD_xxx ;	LEA command without any further indication
LEAPMCTL=LEACMD_xxx +1 ;	LEA command with explicit result update
LEAPMCTL=LEACMD_xxx +2 ;	LEA command with interrupt upon completion
LEAPMCTL=LEACMD_xxx +3 ;	LEA command with interrupt and explicit result update

LEA Operation Mode State Diagram



LEA operation mode and behaviour


Operation Mode	accept CMD	PWR req	MCLK req	MODE
Notify (interims mode while setting interrupt)	no	yes	yes	0x5
Nwait (waiting for active mode)	n.a	yes	no	0x5
Off (optional mode only available on ULP architectures)	no	no	no	0x0
Ready (LEA waits for commands to execute)	yes	yes	no	0x1
RunA (execution mode of invoked command)	SUSPEND only	yes	yes	0x4
RunL (execution mode during low power mode)	n.a	yes	yes	0x7
RunR (LEACMD_RESUME execution)	no	yes	yes	0x3
RunS (LEACMD_SUSPEND execution)	no	yes	yes	0x2
Sleep (operations are stopped)	no	yes	no	0x6

Useful macros for Code Composer

```

#define Ladr(x) ((unsigned short)((unsigned long)(x) & 0xffff)>>2)
#define Q15(x) ((x)<1.0? ((x)>=-1.0? (x)*0x8000:0x8000):0x7FFF) //Mathematical correct
#define Q15c(x) (((x)<1? ((x)>=-1? (x)*0x8000:0x8000):0x7FFF)) //Ceiling rounded version
#define Q15f(x) ((x)>=0? ((x)>=1? 0x7FFF:(x)*0x7FFF):(x)<=-1? 0x8000:(x)*0x8000) //Floor rounded
#define Q31(x) ((x)<1.0? ((x)>=-1.0? (x)*0x80000000:0x80000000):0x7FFFFFFF) //Mathematical correct
#define Q31c(x) (((x)<1? ((x)>=-1? (x)*0x80000000:0x80000000):0x7FFFFFFF)) //Ceiling rounded
#define Q31f(x) ((x)>=0? ((x)>=1.0? 0x7FFFFFFF:(x)*0x7FFFFFFF):(x)<=-1.0? 0x80000000:(x)*0x80000000)
#define IQ16_15(x) (x)<32768? ((x)>=-32768? (x)*0x8000:0x80000000):0x7FFFFFFF //Math. correct
#define LEA_EPRG(x) _Pragma(#x) // auxiliary macro
// constructor for new LEA global variable without alignment
#define NewLEA_VAR(var) LEA_EPRG(RETAIN(var)) LEA_EPRG(DATA_SECTION(var, ".leaRAM"))
// constructor for new LEA variable with alignment
#define NewLEA_aVAR(var,align) LEA_EPRG(RETAIN(var)) LEA_EPRG(DATA_SECTION(var, ".leaRAM"))
// constructor for new LEA scratch variable without alignment (API internal)
#define NewLEA_xVAR(var) LEA_EPRG(RETAIN(var)) LEA_EPRG(DATA_SECTION(var, ".leaSCRATCH"))
// constructor for new global variable without alignment
#define NewLEA_dVAR(var) LEA_EPRG(RETAIN(var)) LEA_EPRG(DATA_SECTION(var, ".data"))
// constructor for new FRAM variable without alignment
#define NewLEA_fVAR(var) LEA_EPRG(RETAIN(var)) LEA_EPRG(DATA_SECTION(var, ".const"))
  
```

LEA Timer Block Diagram



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated