

Loop Response Considerations in Peak Current Mode Buck Converter Design



Neal Zhang, Daniel Li

ABSTRACT

The internal loop compensated Peak Current Mode (PCM) buck converter is popular. The loop response is good for normal inductor and output capacitor design, but improper inductor and output capacitor values can lead to instability or bad transient performance. This application report details the PCM buck converter, analyzes the stability constraint, and provides a simple equation to calculate bandwidth and phase margin of the converter.

The model proposed in this application report is introduced in [Section 1](#). [Section 2](#) provides peak current mode loop modeling. The inside current loop is simplified as a single pole. The overall loop response transfer function is obtained. The inductor and output capacitor design limits are derived considering loop response. At the end of this section, the equation to calculate bandwidth and phase margin is provided. In [Section 3](#), the inductor and output capacitor is designed step-by-step considering loop response. The theory is verified by simulation and bench measurement results.

Table of Contents

1 Introduction	2
2 Peak Current Mode Loop Modeling	3
3 Inductor and Output Capacitor Design	8
4 Summary	12
5 References	12
6 Revision History	12

List of Figures

Figure 2-1. Simplified Schematic for PCM Buck Converter.....	3
Figure 2-2. Overall Control Implementation.....	3
Figure 2-3. Bode Plot Model for PCM Buck Converter.....	6
Figure 3-1. TPS560430XF Design With 5-V Output.....	9
Figure 3-2. Schematic of A Simplified SIMPLIS Model.....	10
Figure 3-3. Bode Plot Simulation Result at $V_{IN} = 12\text{ V}$, $I_O = 0.6\text{ A}$	10
Figure 3-4. Bode Plot Test Result at $V_{IN} = 12\text{ V}$, $I_O = 0.6\text{ A}$	11

List of Tables

Table 3-1. Design Example Specification.....	8
Table 3-2. Calculation, Simulation, and Bench Measurement Results Comparison.....	11

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TPS560430 regulator is an easy-to-use synchronous step-down DC/DC converter operating from 4-V to 36-V supply voltage. It is capable of delivering up to 600-mA DC load current in a very small solution size. The family has different versions applicable for different applications, 1.1-MHz and 2.1-MHz switching frequency, PFM and FPWM, adjustable and fixed output voltage. The device is suitable for a wide range of applications from industrial to automotive for power conditioning from an unregulated source. The TPS560430 employs peak-current mode control with internal loop compensation, which reduces design time, and requires few external components.

A lot of PCM loop models are available for system design. The most popular model is provided in [2]. The model predicted the sample and hold effects in the current loop, while using a three-terminal switch model to calculate power stage small signal model. Using this method, a simplified loop model is provided in [3], and an equivalent circuit is obtained to simulate the loop response. However, if all of the models require simulation tools to draw the bode plot, then find a crossover frequency and phase margin based on the bode plot. Besides, the transfer function of inner current loop is quite complex, making it hard to understand how it impacts the whole loop response. In this document, a simple equation is provided to calculate bandwidth. The phase margin is obtained by simplifying the inside current loop as a single pole. The inner current loop stability criteria can be obtained based on the model. Each zero and pole in the model has a clear physical meaning, making it easy to analyze the impact of each component value on the loop response. The inductor and output capacitor design procedure of the internally compensated PCM buck converter is given using the model. The model accuracy is verified by both simulation and bench measurement results.

2 Peak Current Mode Loop Modeling

2.1 Overall Control Block Diagram and Transfer Function Derivation

Figure 2-1 shows the simplified schematic for the PCM buck converter.




Figure 2-1. Simplified Schematic for PCM Buck Converter




Figure 2-2. Overall Control Implementation

Figure 2-2 shows the overall control block model where:

- $G_{di}(s)$ is the duty cycle to i_L transfer function.
- $Z_O(s)$ is the transfer function of output impedance.
- $G_{div}(s)$ is the gain of the feedback resistor network.
- $G_{EA}(s)$ is the transfer function of the error amplifier with certain compensation.
- F_m is the gain of PCM PWM comparator.
- R_i is the current sensing resistor.
- $H_e(s)$ is the transfer function model of inductor current sampling-hold effect.

Equation 1 shows the transfer function from the inductor current to the output voltage.

$$Z_O(s) = \frac{\hat{v}_O(s)}{\hat{i}_L(s)} = R_O \frac{1 + sR_{ESR}C_O}{1 + s(R_{ESR} + R_O)C_O} \quad (1)$$

$G_{di}(s)$ is the duty cycle to i_L transfer function.

$$G_{di}(s) = \frac{\hat{i}_L(s)}{\hat{d}(s)} = \frac{V_{IN}(1 + sC_O R_O)}{R_O + sL + s^2 LC_O R_O} \quad (2)$$

The internal loop compensation is designed so that the crossover frequency is much higher than the corner frequency, $1/(2\pi\sqrt{LC_O})$. For crossover frequency and higher frequency, Equation 2 can be simplified as Equation 3.

$$G_{di}(s) = \frac{\hat{i}_L(s)}{\hat{d}(s)} \approx \frac{V_{IN}}{sL} \quad (3)$$

The sensed inductor current, external ramp, and the output of error amplifier V_{COMP} are compared, which determines when to turn off the high side MOSFET, hence the duty cycle is determined. F_m is the comparator gain. f_{SW} is the switching frequency. S_n is the on-time slope of the sensed-current waveform and S_e is the external ramp slope.

$$F_m = \frac{f_{SW}}{S_n + S_e} \quad (4)$$

where

$$S_n = R_i \frac{V_{IN} - V_O}{L}$$

$$S_e = V_{Se} \times f_{SW}$$

$H_e(s)$ is the transfer function model of inductor current sampling-hold effect. [2] 2:

$$H_e(s) = \frac{s/f_{SW}}{e^{s/f_{SW}} - 1} \approx 1 - \frac{s}{2f_{SW}} + \frac{s^2}{(\pi f_{SW})^2} \quad (5)$$

Equation 6 shows the transfer function of the feedback.

$$G_{div}(s) = \frac{\hat{V}_{FB}(s)}{\hat{V}_O(s)} = \frac{V_{REF}}{V_O} \quad (6)$$

Equation 7 shows the transfer function of the error amplifier with certain compensation.

$$G_{EA}(s) = \frac{\hat{V}_{COMP}(s)}{-\hat{V}_{FB}(s)} = \frac{G_m}{C_{COMP}} \frac{1 + sR_{COMP}C_{COMP}}{s(1 + sR_{COMP}C_{O_EA})} \quad (7)$$

2.2 Inside Current Loop Model

Based on Equation 3 to Equation 5 and Figure 2-2, the transfer function from control to inductor current is $G_{ci}(s)$:

$$G_{ci}(s) = \frac{\hat{i}_L(s)}{\hat{V}_{COMP}(s)} = \frac{1}{R_i} \frac{1}{1 + s \times \left[\frac{V_{Se} f_{SW} L + (0.5V_{IN} - V_O) R_i}{V_{IN} R_i f_{SW}} \right] + s^2 \times \frac{1}{(\pi f_{SW})^2}} \quad (8)$$

For PCM buck converter, the crossover frequency is much smaller than half switching frequency, so around crossover frequency Equation 8 can be simplified as Equation 9. The inside current loop is simplified as a single pole, which is very helpful for the loop response analysis of PCM buck converter.

$$G_{ci}(s) = \frac{\hat{i}_L(s)}{\hat{V}_{COMP}(s)} = \frac{1}{R_i} \frac{1}{1 + s \times \left[\frac{V_{Se} f_{SW} L + (0.5V_{IN} - V_O) R_i}{V_{IN} R_i f_{SW}} \right]} \quad (9)$$

If the inside current loop $G_{ci}(s)$ is not stable, subharmonic oscillation occurs. A system is stable as long as each of the poles of the closed loop transfer function lies in the left half plane. The minimum inductor value is calculated to prevent subharmonic oscillation:

$$L > \frac{R_i (V_O - 0.5V_{IN})}{V_{Se} f_{SW}} \quad (10)$$

2.3 Overall Loop Model

f_{z_EA} and f_{p_EA} are zeros and poles introduced by the error amplifier with certain compensation. f_{z_OUT} and f_{p_OUT} are zeros and poles introduced by the output capacitor and load. f_{p_ci} is the pole introduced by the inside current loop. Based on Equation 1, Equation 6, Equation 7, and Equation 9, the open loop transfer function $L(s)$ around crossover frequency is obtained:

$$L(s) = Z_O(s) \times G_{div}(s) \times G_{EA}(s) \times G_{ci}(s) = K \frac{\left(1 + \frac{s}{2\pi f_{z_EA}}\right) \times \left(1 + \frac{s}{2\pi f_{z_OUT}}\right)}{s \times \left(1 + \frac{s}{2\pi f_{p_EA}}\right) \times \left(1 + \frac{s}{2\pi f_{p_ci}}\right) \times \left(1 + \frac{s}{2\pi f_{p_OUT}}\right)} \quad (11)$$

where

$$K = \frac{R_O V_{REF} G_m}{R_i V_O C_{COMP}}$$

$$f_{Z_EA} = \frac{1}{2\pi R_{COMP} C_{COMP}}$$

$$f_{P_EA} = \frac{1}{2\pi R_{COMP} C_{O_EA}}$$

$$f_{P_ci} = \frac{V_{IN} R_i f_{SW}}{2\pi \left[V_{Se} f_{SW} L + (0.5V_{IN} - V_O) R_i \right]}$$

$$f_{Z_OUT} = \frac{1}{2\pi R_{ESR} C_O}$$

$$f_{P_OUT} = \frac{1}{2\pi (R_{ESR} + R_O) C_O}$$

2.4 Inductor and Output Capacitor Design Limits

Figure 2-3 shows the Bode plot with proper inductor and output capacitor design. $f_c \gg f_{P_OUT}$, $f_c \gg f_{Z_EA}$, $f_c \ll f_{P_EA}$, $f_c \ll f_{P_ci}$, $f_c \ll f_{Z_OUT}$




Figure 2-3. Bode Plot Model for PCM Buck Converter

The gain curve must go across 0 dB with a -20 dB/dec slew rate, so that the phase margin is enough. The zero introduced by the compensation network f_{Z_EA} cancels the pole of output impedance f_{P_OUT} , and they are placed far before crossover frequency: $f_{P_OUT} \ll f_c$, $f_{Z_EA} \ll f_c$. The parasitic capacitor of error amplifier C_{O_EA} is quite small, so $f_{P_EA} \gg f_c$.

If L is too large, the pole introduced by the current loop f_{P_ci} is smaller than the crossover frequency f_c . The gain curve goes across 0 dB with a -40 dB/dec slew rate, and the phase margin is not enough. Besides, the loop response is influenced by V_{IN} since f_{P_ci} is influenced by V_{IN} . To prevent that from happening, L must be properly designed to ensure $f_{P_ci} \gg f_c$. Equation 12 calculates the maximum inductor value.

$$L \ll \frac{V_{IN} R_i}{2\pi f_c V_{Se}} + \frac{R_i (V_O - 0.5V_{IN})}{V_{Se} f_{SW}} \quad (12)$$

If the Equivalent Series Resistance (ESR) of output capacitor is too large, the zero introduced by the output capacitor f_{Z_OUT} is smaller than the crossover frequency f_c . The gain curve has a 0 dB/dec slew rate after

f_{Z_OUT} , which makes the crossover frequency too large. Some high frequency poles introduced by the parasitic parameters in the IC influence the phase margin, and the phase margin is not enough. To prevent that, ESR of the output capacitor must be properly designed to ensure $f_{Z_OUT} \gg f_c$. Equation 13 calculates the maximum ESR.

$$R_{ESR} \ll \frac{1}{2\pi f_c C_o} \quad (13)$$

2.5 The Equation to Calculate Bandwidth and Phase Margin

From Equation 11 and considering $f_c \gg f_{P_OUT}$, $f_c \gg f_{Z_EA}$, $f_c \ll f_{P_EA}$, $f_c \ll f_{P_ci}$, and $f_c \ll f_{Z_OUT}$, the magnitude of open loop transfer function at crossover frequency f_c is shown in Equation 14.

$$\left|L(j2\pi f_c)\right| = K \frac{\left|1 + j\frac{f_c}{f_{Z_EA}}\right| \times \left|1 + j\frac{f_c}{f_{Z_OUT}}\right|}{2\pi f_c \times \left|1 + j\frac{f_c}{f_{P_EA}}\right| \times \left|1 + j\frac{f_c}{f_{P_ci}}\right| \times \left|1 + j\frac{f_c}{f_{P_OUT}}\right|} \approx K \times \frac{\frac{f_c}{f_{Z_EA}}}{2\pi f_c \times \frac{f_c}{f_{P_OUT}}} = 1 \quad (14)$$

Considering $R_{ESR} \ll R_o$, the crossover frequency f_c is obtained: Equation 15

$$f_c = \frac{V_{REF} G_m R_{COMP}}{2\pi V_o R_i C_o} \quad (15)$$

Phase margin is the phase of open loop transfer function at f_c minus -180° : Equation 16

PhaseMargin

$$\begin{aligned} &= 90^\circ - \arctan\left(2\pi f_c R_o C_o\right) \times \frac{180^\circ}{\pi} + \arctan\left(2\pi f_c R_{COMP} C_{COMP}\right) \times \frac{180^\circ}{\pi} \\ &- \arctan\left(2\pi f_c R_{COMP} C_{O_EA}\right) \times \frac{180^\circ}{\pi} - \arctan\left(\frac{2\pi f_c \left[V_{Se} f_{SW} L + (0.5V_{IN} - V_o) R_i\right]}{V_{IN} R_i f_{SW}}\right) \times \frac{180^\circ}{\pi} \\ &+ \arctan\left(2\pi f_c R_{ESR} C_o\right) \times \frac{180^\circ}{\pi} \end{aligned} \quad (16)$$

3 Inductor and Output Capacitor Design

In this section, the inductor and output capacitor is designed in a practical application using TPS560430XF. The loop response is considered during the process. [Table 3-1](#) lists the design specifications.

Table 3-1. Design Example Specification

V_{IN} (V)	V_O (V)	I_O (A)	I_{O_min} (A)	f_{SW} (kHz)	OUTPUT RIPPLE (mV)	V_{REF} (V)
7 V to 36 V, typical 12 V	5	0.6	0.1	1100	< 30	1

3.1 Inductor Design

[Equation 17](#) calculates the value of the output conductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K_{IND} is 0.2 – 0.4. Since the ripple current increases with the input voltage, the maximum input voltage is used to calculate the minimum inductance L_{MIN} , while $K_{IND} = 0.4$ is selected. The minimum inductor value is calculated to be 16.3 μ H. Choose the nearest standard inductor: $L = 18 \mu$ H.

$$L_{min} = \frac{V_{IN_max} - V_O}{I_O \times K_{IND}} \times \frac{V_O}{V_{IN_max} \times f_{SW}} \quad (17)$$

From [Equation 12](#), the maximum inductor value is calculated to get enough phase margin. Three times margin is suggested and the limit is [Equation 18](#) with the TPS560430 internal parameter. If you assume the target crossing over frequency f_c is about 20 kHz, then the result is $L < 40 \mu$ H at the minimum V_{IN} . The selected 18- μ H inductor meets the requirement.

$$L < \frac{1}{3} \left[\frac{V_{IN}}{2\pi f_c \times 0.476} + \frac{(V_O - 0.5V_{IN})}{f_{SW} \times 0.476} \right] \quad (18)$$

The TPS560430 is protected from over-current conditions by the cycle-by-cycle current limit. To prevent inductor saturation in case of short circuit conditions, the inductor saturation current must be greater than the device maximum peak current limit, which is 1.4 A for the TPS560430.

3.2 Output Capacitor Design

The output capacitor is designed based on output ripple and loop response. The output voltage ripple is composed of two parts. One is caused by the inductor current ripple going through the ESR of the output capacitor, see [Equation 19](#). The other is caused by the inductor current ripple charging and discharging the output capacitor, see [Equation 20](#). The target output ripple is 30 mV, so $\Delta V_{O_ESR} < 30$ mV and $\Delta V_{O_C} < 30$ mV, then $R_{ESR} < 125$ m Ω and $C_O > 0.91 \mu$ F.

$$\Delta V_{O_ESR} = I_O \times K_{IND} \times R_{ESR} \quad (19)$$

$$\Delta V_{O_C} = \frac{I_O \times K_{IND}}{8 \times f_{SW} \times C_O} \quad (20)$$

From [Equation 13](#), the maximum ESR value is calculated to get a reasonable crossover frequency and enough phase margin. If you assume the target crossing over frequency f_c is about 20 kHz, then the result is $R_{ESR} \ll 612$ m Ω . Three times margin is suggested and the result is $R_{ESR} < 204$ m Ω .

Output capacitor value determines loop response in internally compensated PCM buck converters, as [Equation 15](#) and [Equation 16](#). With TPS560430 internal parameter, the calculation equation is as [Equation 21](#) and [Equation 22](#). The target f_c is about 20 kHz, so C_O is about 15 μ F. Consider of derating, one 22- μ F, 16-V ceramic capacitor with 4-m Ω ESR is used. The capacitance after derating is 13 μ F: $C_O = 13 \mu$ F, $R_{ESR} = 4$ m Ω . The

crossover frequency is $f_c = 23.4 \text{ kHz}$ and the phase margin is calculated as 64.2° at $V_{IN} = 12 \text{ V}$, $I_O = 0.6 \text{ A}$. The equation also indicates that the worst phase margin happens at minimum V_{IN} and minimum I_O , while the calculation result is 59.2° at $V_{IN} = 7 \text{ V}$, $I_O = 0.1 \text{ A}$. They meet design specs.


$$f_c = \frac{9.54}{2\pi V_O C_O} \tag{21}$$

PhaseMargin

$$\begin{aligned} &= 90^\circ - \arctan(2\pi f_c R_O C_O) \times \frac{180^\circ}{\pi} + \arctan(2\pi f_c \times 26.5 \mu) \times \frac{180^\circ}{\pi} - \arctan(2\pi f_c \times 1.06 \mu) \times \frac{180^\circ}{\pi} \\ &- \arctan\left(\frac{2\pi f_c (f_{SW} L \times 0.476 + 0.5V_{IN} - V_O)}{V_{IN} f_{SW}}\right) \times \frac{180^\circ}{\pi} + \arctan(2\pi f_c R_{ESR} C_O) \times \frac{180^\circ}{\pi} \end{aligned} \tag{22}$$

3.3 Simulation and Bench Verification

Figure 3-1 shows the schematic for bench verification. SIMPLIS is used to simulate the loop response as shown in Figure 3-2. Figure 3-3 and Figure 3-4 are the loop responses from the SIMPLIS simulation and bench test under $V_{IN} = 12 \text{ V}$, $V_O = 5 \text{ V}$, $I_O = 0.6 \text{ A}$, and $f_{SW} = 1.1 \text{ MHz}$. Table 3-2 compares the calculation results, simulation results, and bench measurement at different V_{IN} . It can be seen that the proposed model in this application report is accurate.



Copyright © 2018, Texas Instruments Incorporated

Figure 3-1. TPS560430XF Design With 5-V Output




Figure 3-2. Schematic of A Simplified SIMPLIS Model





Figure 3-3. Bode Plot Simulation Result at $V_{IN} = 12\text{ V}$, $I_O = 0.6\text{ A}$




Figure 3-4. Bode Plot Test Result at $V_{IN} = 12\text{ V}$, $I_O = 0.6\text{ A}$

Table 3-2. Calculation, Simulation, and Bench Measurement Results Comparison

V_{IN} (V)	I_O (A)	CALCULATION RESULTS		SIMULATION RESULTS		BENCH MEASUREMENT	
		f_c (kHz)	PHASE MARGIN (°)	f_c (kHz)	PHASE MARGIN (°)	f_c (kHz)	PHASE MARGIN (°)
7	0.1	23.4	59.2	22.8	61.3	23.6	58.4
7	0.6	23.4	62.2	22.7	64.4	24.7	61.7
12	0.1	23.4	61.2	22.9	62.8	24.6	60.3
12	0.6	23.4	64.2	22.8	65.9	25.1	64
36	0.1	23.4	63	22.9	64.3	23.7	61.1
36	0.6	23.4	66	22.9	67.4	23.9	66.3

4 Summary

For an internally compensated, peak current mode buck converter, consider the loop response when designing inductor and output capacitor. This application report simplifies the inside current loop as a single pole, provides the constraint to ensure loop stability, and gives out an equation to calculate bandwidth and phase margin. The inductor and output capacitor is designed step-by-step considering loop response. The theory is verified by simulation and bench measurement results.

5 References

1. Texas Instruments, [TPS560430 4-V to 36-V, 600-mA Synchronous Step-Down Converter Data Sheet](#)
2. R.B. Ridley, A New Small-Signal Model for Current-Mode Control, PhD Dissertation, Virginia Polytechnic Institute and State University, November, 1990.
3. Texas Instruments, [TPS65270 Loop Compensation Design Consideration Application Report](#)
4. Texas Instruments, [How to Evaluate the Maximum Inductor in an Internal Compensation PCM Buck Converter Application Report](#)

6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2019) to Revision B (August 2021)	Page
• Updated the numbering format for tables, figures and cross-references throughout the document.....	2
Changes from Revision * (July 2018) to Revision A (April 2019)	Page
• Edited application report for clarity.....	1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated