

How to select input capacitors for a buck converter

By Manjing Xie

System Applications Engineer, Power Design Services

Introduction

Electromagnetic interference (EMI) can create serious issues for manufacturers in an industrial environment. A buck converter generates a pulsating ripple current with high di/dt at the input. Without input capacitors, ripple current is supplied by the upper power source. Printed circuit board (PCB) resistance and inductance causes high-voltage ripple that disrupts electronic devices. The circulating ripple current results in increased conducted and radiated EMI. Input capacitors provide a short bypass path for ripple current and stabilize bus voltage during a transient event.

In recent years, the advancements in power-MOSFET technology have dramatically increased switching frequency and gate driving speeds of switch-mode power supplies. Therefore, reducing the input-voltage ripple of a buck converter has become more challenging. This article uses a buck converter as an example to demonstrate how to select capacitors to achieve optimal performance.

Figure 1 shows the basic circuit of a buck converter. The converter input current (i_{IN_D}) consists of an alternating ripple current (Δi_{IN_D}) and DC current (I_{IN_DC}).

Design parameters:


- Output voltage, $V_O = 1.2\text{ V}$
- Maximum load current, $I_O = 6\text{ A}$
- Estimated efficiency at maximum load, $\eta = 87\%$
- Switching frequency, $f_{SW} = 600\text{ kHz}$
- DC input bus voltage = 12 V with 5% tolerance
- Worst-case maximum input voltage, $V_{IN_max} = 16\text{ V}$
- Bus converter control bandwidth = 6 kHz
- Transient load step, $I_{Step} = 3\text{ A}$
- Worst-case board temperature = 75°C

Design requirements:

- Allowed input peak-to-peak ripple voltage, $\Delta V_{IN_PP} \leq 0.24\text{ V}$
- Allowed input transient undershoot or overshoot, $\Delta V_{IN_Tran} \leq 0.36\text{ V}$

The capacitor voltage rating should meet reliability and safety requirements. For this example, all input capacitors are rated at 25 V or above. The following discussion focuses on meeting electrical and thermal requirements, optimizing performance, and lowering size and cost.

Figure 1. The basic circuit of a buck converter



1. Select key ceramic capacitors to bypass input ripple current

Among the different types of capacitors, the multilayer ceramic capacitor (MLCC) is particularly good regarding allowable ripple current. A starting point is to select the key ceramic capacitors to meet the requirements for ripple voltage and current.

Table 1 shows five different ceramic capacitors that were chosen for this article. Due to DC bias capacitance degrading, the effective capacitance is not the same as the rated capacitance.

Table 1. Key electrical specifications of five ceramic capacitors

Designators	Size Code	Rated Capacitance (μF) at 0 VDC	Tolerance (%)	Temperature Code
A	SM1210	10	± 10	X5R
B	SM1206	10	± 10	X5R
C	SM0805	4.7	± 10	X5R
D	SM0603	1	± 10	X5R
E	SM0402	1	± 10	X5R

Figure 2 shows the AC current flowing through the input capacitors and the resulting voltage ripple across the ceramic capacitors, assuming the majority of the ripple current flows through these ceramic capacitors. Since the equivalent series resistance (ESR) of ceramic capacitors is very low, ripple resulting from ESR can be ignored.

Equation 1 is used to estimate the required effective capacitance that will meet the ripple requirement. The worst case for this example occurs at maximum duty cycle, which is less than 50%.

$$C_{IN} \geq \frac{D \times (1 - D) \times I_O}{\Delta V_{IN_PP} \times f_{sw}} \quad (1)$$

Duty cycle, D, can be calculated with Equation 2. For this example, D ranges from 8.6% to 12.1% with maximum load.

$$D = \frac{V_O}{V_{IN} \times \eta} \quad (2)$$

The input capacitance should be greater than 4.43 μF as calculated with Equation 1. Taking 10% tolerance into consideration, the total effective capacitance should be greater than 4.92 μF with 12-V DC bias. Figure 3 shows the effective capacitance over DC bias of different capacitors in the inventory.

Besides the ripple-voltage requirement, the ceramic capacitors should meet the thermal stress requirement as well. A starting point is to estimate the maximum root-mean-square (RMS) of Δi_{IN_D} . Figure 4 shows the ratio of input ripple current RMS over load current (I_{IN_RMS}/I_{Load}) as a function of the duty cycle.

For this example, the maximum input ripple current RMS occurs at full load and with duty cycle of 12.1%, according to Figure 4. Now calculate $I_{IN_RMS_max}$ using Equation 3. $I_{IN_RMS_max} = 1.97 A_{RMS}$.

$$I_{IN_RMS_max} = I_O \times \sqrt{D \times (1 - D) + \frac{1}{12} \times \left(\frac{V_O}{L \times f_{sw} \times I_O} \right)^2 \times (1 - D)^2 \times D} \quad (3)$$

Figure 2. Input ripple current and ripple voltage waveforms




Figure 3. Capacitance using ceramic capacitors versus DC bias




Figure 4. Input RMS/Load current ratio versus duty cycle





Figure 5. Temperature characteristics of different capacitors



Since the board temperature is 75°C and the X5R MLCC is rated for 85°C, capacitor temperature rise should be lower than 10°C. Figure 5 shows the temperature rise characteristics of different ceramic capacitors.

According to Figures 3 and 5, the ripple and thermal stress requirements can be met by combining two (B) capacitors or one (A) capacitor. Both selections have a similar cost and solution size. At this point, a third factor, the equivalent series inductance (ESL) should be included. Figure 6 shows the ESL of all five capacitors.

With two (B) capacitors in parallel, the combined ESL is about 0.3 nH, while one (A) capacitor has an ESL of 0.5 nH. Two (B) capacitors were selected for a total effective capacitance of 6 µF, and an allowable ripple current of 5.2 A_{RMS} with a 10°C temperature rise.

2. Add small ceramic capacitor(s) with low ESL to alleviate input spikes and phase-node ringing

With MOSFET technology advancement, transition time is dramatically reduced which improves efficiency. This leads to a high di/dt slope of the input current and high-voltage spike at the input and phase node. The ESL of the ceramic capacitors plays a significant role. Thus, it is desirable to further lower the input capacitor ESL. This can be achieved by adding a small capacitor with low ESL. Despite the fact that ESL varies with material and structure, a common rule of thumb is that a capacitor with a smaller case has a lower ESL (Figure 6).

Figure 6. Equivalent series inductance of multilayer ceramic chip capacitors




Figure 7. Switch-node waveform without additional small input ceramic capacitor



For phase-node ringing, it is common practice to use a boot resistor to slow down the gate speed and a snubber circuit for alleviation. However, both methods incur additional power loss and sacrifice efficiency. Phase-node ringing can be reduced without the penalty of lower efficiency.

Figure 7 shows the phase-node waveform of the TPS53318 with two (B) capacitors as the only input capacitors. V_{IN} is 16 V and the load is 6 A. The phase-node voltage spike is 22.7 V.

Under the same test conditions, one (D) capacitor was added to the input. As shown in Figure 8, the spike voltage was reduced from 22.7 V to 20.5 V. This is a significant improvement without sacrificing efficiency.


While an additional small ceramic capacitor can alleviate phase-node ringing, it can take up precious PCB space and in some cases increase cost. It is a trade-off of cost, size and performance. However, in this example, the added (D) capacitor did not increase the solution size.

3. Select bulk capacitors

While the MLCC is excellent regarding allowable ripple current, it is notorious regarding effective capacitance that is necessary to meet transient response requirements. Bulk capacitors with high capacitance are more cost-effective than using all ceramic capacitors. Aluminum electrolytic and polymer are popular capacitors for this purpose. There are two key factors for selecting bulk input capacitors: 1) overshoot and undershoot requirement of transient response; and 2) allowable ripple current requirement.


The ESR of the bulk capacitor (ESR_B) and the capacitance (C_B) need to meet the transient response requirement. Figure 9 shows the idealized load-transient current (i_{Load}), inductor current (i_L), input-transient current (i_{IN_D}) and bus-converter current (i_{PS}). The average input current (\tilde{i}_{IN_D}) can be approximated by the product of i_L and the duty cycle, D .

Figure 8. Switch-node waveform with additional small input ceramic capacitor



There could be two V_{IN} spikes during the transient: the first spike is related to the ESR_B ; and the second spike is caused by the difference between the buck-converter input current (\tilde{i}_{IN_D}) and the bus-converter output current (i_{PS}). Both spikes should be lower than the V_{IN} undershoot or overshoot requirement (V_{IN_tran}).

Figure 9. An idealized transient current plot



The ESR_B should be lower than that calculated with Equation 4.

$$ESR_B \leq \frac{V_{IN_Tran}}{I_{Step} \times D_{max}} \quad (4)$$

With $D_{max} = 12.1\%$, $I_{Step} = 3$ A, and $\Delta V_{IN_tran} = 0.36$ V, ESR_B should be less than 0.99Ω .

The second spike is related to the response of the bus converter. The converter output-current rise time during a transient event, T_{R_PS} , can be approximated by Equation 5.

$$T_{R_PS} \cong \frac{1}{f_{BW_PS} \times 4} \quad (5)$$

T_{R_PS} is about $41.67 \mu s$ with a control bandwidth of 6 kHz.

The capacitance of the bulk capacitor (C_B) should be greater than that calculated with Equation 6.

$$C_B \geq \frac{\frac{1}{2} \times I_{Step} \times D_{max} \times T_{R_PS}}{V_{IN_Tran}} - C_{CE_Total} \times (1 - Tol.) \quad (6)$$

Where C_{CE_Total} is the total capacitance of the ceramic capacitors, and the tolerance of the capacitors is 10% . Also, C_B should be greater than $15.07 \mu F$. Given a 20% tolerance, the rated capacitance of the bulk capacitor should be greater than $18.84 \mu F$.

Another factor for selecting a bulk capacitor is the allowable ripple current. It is a common practice that most low-cost electrolytic capacitors have an impedance that is much higher than the ceramic capacitors used for ripple-current bypassing. Thus, it can be assumed that the ripple voltage is not affected by the bulk capacitor. Figure 10 shows the idealized ripple current through the bulk capacitor.

The bulk capacitor ripple current (Δi_{CB}) can be approximated by the input ripple voltage divided by the ESR_B . Since the current-ripple waveform is triangular, the RMS of the ripple current (I_{CB_RMS}) can be estimated with Equation 7.

$$I_{CB_RMS} = \frac{1}{2 \times \sqrt{3}} \times \frac{\Delta V_{IN_PP}}{ESR_B} \quad (7)$$

The input ripple voltage can be calculated with Equation 8.

$$\Delta V_{IN_PP} \approx \frac{D \times (1 - D) \times I_O}{C_{CE_Total} \times f_{SW} \times (1 - Tol.)} \quad (8)$$

When selecting the bulk capacitor, I_{CB_RMS} should be less than the allowable ripple current, $I_{CB_RMS_Allowed}$.

$$I_{CB_RMS_Allowed} \geq I_{CB_RMS} \quad (9)$$

Thus, the allowable ripple current and bulk-capacitor ESR should meet the constraint specified with Equation 9 as shown by Equation 10.

$$I_{CB_RMS_Allowed} \times ESR_B \geq \frac{1}{2 \times \sqrt{3}} \times \Delta V_{IN_PP_max} \quad (10)$$


With $D_{max} = 12.1\%$, $C_{CE_Total} = 6.6 \mu F$ and tolerance = 10% , the maximum input ripple voltage ($\Delta V_{IN_PP_max}$) is about 179 mV. Thus, the product of the allowable ripple current and the ESR should be greater than 51.7 mV by Equation 9. Table 2 shows the parameters of five different electrolytic capacitors.

Table 2. Electrical performance of bulk capacitors

Designators	Rated Capacitance (μF)	Ripple Current (100 kHz) (105°C) (mA) (RMS)	Impedance (100 kHz) (+20°C) (Ω)	Tolerance (%)
F	10	90	1.35	± 20
G	22	160	0.7	± 20
H	33	160	0.7	± 20
I	33	240	0.36	± 20
J	47	240	0.36	± 20

To meet both the transient and ripple current requirements, capacitor G was selected from Table 2 for the input bulk capacitor. For applications where one electrolytic capacitor is not sufficient, multiple electrolytic capacitors can be put in parallel to meet transient requirements.

Figure 10. Idealized input ripple currents and input ripple voltage



However, the criterion for the product of the allowable ripple current and the ESR_B remains the same. If no electrolytic capacitor meets the ripple-current requirement, extra ceramic capacitors are necessary. The extra ceramic capacitance can be estimated by solving Equations 8 and 9.

The proper PCB layout is also critical for the performance of the switch-mode converter. Robert Taylor demonstrated the recommended input capacitors placement in his Power Tips post.^[1] Please refer to his blog post for input capacitor PCB layout recommendations.

Conclusion

The combination of ceramic and electrolytic capacitors renders a cost-effective solution for bypassing high-di/dt input ripple current and meeting load-transient response requirements. Following the tips and processes described could help you to select the proper input capacitors for a reliable, highly-efficient and compact DC/DC converter.

References

1. Robert Taylor, "Don't let your power supply layout ruin your day!" Power House blog, TI E2E™ Community, January 23, 2015.
2. Chester Simpson, "Engineers Note: Capacitors are key to voltage regulator design," (SNOA842), Texas Instruments, 2011.

Related Web sites

Product information:
TPS53318

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page

support.ti.com

TI E2E™ Community Home Page

e2e.ti.com

Product Information Centers

Americas	Phone	+1(512) 434-1560
Brazil	Phone	0800-891-2616
Mexico	Phone	0800-670-7544
	Fax	+1(972) 927-6377
	Internet/Email	support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone		
European Free Call	00800-ASK-TEXAS (00800 275 83927)	
International	+49 (0) 8161 80 2121	
Russian Support	+7 (4) 95 98 10 701	

Note: The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

Fax	+ (49) (0) 8161 80 2045
Internet	www.ti.com/asktexas
Direct Email	asktexas@ti.com

Japan

Fax	International	+81-3-3344-5317
	Domestic	0120-81-0036
Internet/Email	International	support.ti.com/sc/pic/japan.htm
	Domestic	www.tij.co.jp/pic

Asia

Phone	<u>Toll-Free Number</u>
Note: Toll-free numbers may not support mobile and IP phones.	
Australia	1-800-999-084
China	800-820-8682
Hong Kong	800-96-5941
India	000-800-100-8888
Indonesia	001-803-8861-1006
Korea	080-551-2804
Malaysia	1-800-80-3973
New Zealand	800-446-934
Philippines	1-800-765-7404
Singapore	800-886-1028
Taiwan	0800-006800
Thailand	001-800-886-0010
International	+86-21-23073444
Fax	+86-21-23073686
Email	tiasia@ti.com or ti-china@ti.com
Internet	support.ti.com/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

A021014

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com