

CC2531

ERRATA NOTE

TABLE OF CONTENTS

1	KNOWN ISSUES	2
1.1	ISSUE 1: DMA VARIABLE TRANSFER LENGTH WITH LENGTH 0 OR 1	2
1.2	ISSUE 2: TIMER 2 (MAC TIMER) READ LATCHING	2
2	DOCUMENT HISTORY	4

1 Known Issues

Table 1: Summary of known issues

Issue ID	Title
1	DMA Variable Transfer Length with Length 0 or 1
2	Timer 2 (MAC Timer) Read Latching

1.1 Issue 1: DMA Variable Transfer Length with Length 0 or 1

Depending on which VLEN mode is used, attempting a variable length transfer with length 0 or 1 can lead to erroneous behavior by the DMA. The failing conditions will not occur naturally in an application as they do not transfer useful data, but may occur as the result of an error condition at the source of the DMA transfer. The DMA is generally set up with variable transfer length to transfer packets that come in over USART or RF. If there is an error in the medium, these packets may be malformed. If they for example contain a length byte of 0, using the DMA to transfer those packets automatically without taking the described precautions may lead to a buffer overrun. The two VLEN modes that are affected are VLEN values 001 and 010. VLEN values 000, 011 and 100 work without restrictions.

1.1.1 Issue Description

In VLEN modes VLEN = 001 and VLEN = 010, the DMA transfers a number of bytes/words based on the value of the first byte/word it reads from the source (the length byte/word). In the event that a transfer is started with a length byte/word of 0 or 1, the wrong number of bytes will be transferred and the DMA interrupt may be lost. The failure mode depends on whether byte or word mode is selected for the transfer as described in Table 2.

Table 2 - DMA Variable Length Restrictions

VLEN	Byte Mode	Word Mode	Comment
000	OK	OK	
001	Two bytes transferred when length byte is 0	Two words transferred when length word is 0	Can be used if contents of length byte/word in source buffer can be checked not to be 0 or 1 before DMA is triggered or if an extra transfer to destination is acceptable.
010	Excessive number of bytes transferred when length byte is 0 Extra transfer when length byte is 1	2 transfers executed when length word is 0 or 1 Interrupt not raised when length word is 0	Byte mode be used if contents of length byte in source buffer can be checked not to be 0 or 1 before DMA is triggered Word mode can be used if contents of length word in source buffer can be checked not to be 0 or 1 before DMA is triggered, or if an extra transfer to destination is acceptable.
011	OK	OK	
100	OK	OK	

1.1.2 Suggested Workarounds

Please observe the comments for each of the affected modes in order to use them without issues. Alternatively, any of the unaffected VLEN modes can be used if the buffer sizes are adjusted accordingly.

1.2 Issue 2: Timer 2 (MAC Timer) Read Latching

In Timer 2, the value of T2M1 is latched when T2M0 is read, and the values of T2MOV1 and T2MOV2 are latched when T2MOV0 is read. This does not work as expected when the least significant byte read is 0xFF.

1.2.1 Issue description

When the timer is read on the cycle where the least significant byte is about to wrap around, the latched values are captured one cycle later. This means that the latched registers are incremented while the register that was read first (T2M0 or T2MOVFO) is not.

1.2.2 Suggested Workarounds

To read Timer 2 overflow: Use T2CTRL.LATCH_MODE = 1 and read T2M0 to trigger latching. Then read the overflow counter and ignore the result of the T2M0 read.

To read Timer 2 counter: Read T2M0 first. If T2M0 == 0xFF, read timer once more to confirm its state.

2 Document history

Revision	Date	Description/changes
SWRZ032	2009-09-29	Initial version

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2009, Texas Instruments Incorporated