


- ZZ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
2	Dielectric 1	FR-4	10.00mil	4.8				
	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION	
MIN. TRACK WIDTH:	8 ML
MIN. CLEARANCE:	0.2 mm
MIN. VIA PAD SIZE:	24 ML
MINIMUM ANNULAR RING 0.05mm (2ML) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- 5 ML, HOLES +/- 3 ML	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 ML	
MATERIAL:	
<input type="checkbox"/> FR-408	<input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER
THICKNESS:	<input checked="" type="checkbox"/> 62 ML (1.6mm) +/-10% <input type="checkbox"/> OTHER
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
DRILLING:	
REFERENCE:	<input checked="" type="checkbox"/> AS SHOWN <input type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER
BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER
SOLDER RESIST COLOR:	<input checked="" type="checkbox"/> GREEN <input type="checkbox"/> OTHER
	<input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS
SURFACE FINISH:	
<input checked="" type="checkbox"/> IMMERSION GOLD (ENIG)	<input type="checkbox"/> ENEPIG
<input type="checkbox"/> IM. TIN/SILVER OR EQUIV	<input type="checkbox"/> OTHER
ARRAY/PANEL:	
<input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE	<input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS ->	<input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3
	<input checked="" type="checkbox"/> RoHS <input type="checkbox"/> OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS. PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION:	<input type="checkbox"/> YES
BARE BOARD ELEC. TEST:	<input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER


REVISIONS: 1.00 - Initial Release
 LAYER NAME = TOP
 PLOT NAME = TOP Layer Assembly Brd.dwg
 COMPONENTS MARKED AND SHOULD NOT BE COPIED TO OTHERS
 TID #: PMP20587
 GENERATED: 12/15/2020 11:44:54 AM
 EXACT INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

PROJECT TITLE: UCD3138 Digital Inverting Buck Boost
 DESIGNED FOR: Public Release
 FILE NAME: PMP20587_REVE.PcbDoc
 ENGINEER: Sean Xu & Sean Yu
 LAYOUT BY: Sean Xu
 SCALE: 0.72
 ALTUM DESIGNER VERSION: 22.1.2.22

ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
 ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
 ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
 ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
2	Dielectric 1	FR-4	10.00mil	4.8				
	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION	
MIN. TRACK WIDTH:	8_MIL
MIN. CLEARANCE:	0.2 mm
MIN. VIA PAD SIZE:	24_MIL
MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- 5_MIL, HOLES +/- 3_MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3_MIL	
MATERIAL:	
<input type="checkbox"/> FR-408 <input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER	
THICKNESS:	<input checked="" type="checkbox"/> 62 MIL (1.6mm) +/-10% <input type="checkbox"/> OTHER
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
<input type="checkbox"/> OTHER +/-	
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
<input type="checkbox"/> OTHER +/-	
DRILLING:	
REFERENCE:	<input checked="" type="checkbox"/> AS SHOWN <input type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER
BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER
SOLDER RESIST COLOR:	<input checked="" type="checkbox"/> GREEN <input type="checkbox"/> OTHER
<input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS	
SURFACE FINISH:	
<input checked="" type="checkbox"/> IMMERSION GOLD (ENIG) <input type="checkbox"/> ENEPIG	
<input type="checkbox"/> IMM. TIN/SILVER OR EQUIV <input type="checkbox"/> OTHER	
ARRAY/PANEL:	
<input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE	
<input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE	
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS -> <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3	
<input checked="" type="checkbox"/> RoHS <input type="checkbox"/> OTHER PER ORDER	
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS. PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION: <input type="checkbox"/> YES	
BARE BOARD ELEC. TEST: <input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER	


PCB: PMP20587_001.DXF (DATE: 12/15/2022) BOARD: 001 (DATE: 12/15/2022) TID #: PMP20587 :# 01T
 LAYER NAME = PMP20587_001.PcbDoc
 PLOT: PMP20587_001.PcbDoc

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

PROJECT TITLE: UCD3138 Digital Inverting Buck Boost
 DESIGNED FOR: Public Release
 FILE NAME: PMP20587_REVE.PcbDoc
 ENGINEER: Sean Xu & Sean Yu LAYOUT BY: Sean Xu
 SCALE: 0.72 ALTUM DESIGNER VERSION: 22.1.2.22

Z2 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
 Z2 ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
 Z2 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
 Z2 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
2	Dielectric 1	FR-4	10.00mil	4.8				
	Signal Layer 1		4.20mil					
3	Dielectric 3		10.00mil	4.2				
	Signal Layer 2		4.20mil					
4	Dielectric 2		10.00mil	4.2				
	Signal Layer 3		4.20mil					
5	Dielectric 5		10.00mil	4.2				
	Signal Layer 4		4.20mil					
6	Dielectric 4		10.00mil	4.2				
	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION	
MIN. TRACK WIDTH:	8 MIL
MIN. CLEARANCE:	0.2 mm
MIN. VIA PAD SIZE:	24 MIL
MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL PER IPC-D-275 CLASS 2 LEVEL C REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL	
MATERIAL:	
<input type="checkbox"/> FR-408	<input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER
THICKNESS:	<input checked="" type="checkbox"/> 62 MIL (1.6mm) +/-10% <input type="checkbox"/> OTHER
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2 <input type="checkbox"/> OTHER +/-
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2 <input type="checkbox"/> OTHER +/-
DRILLING:	
REFERENCE:	<input checked="" type="checkbox"/> AS SHOWN <input type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER
BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER
SOLDER RESIST COLOR:	<input checked="" type="checkbox"/> GREEN <input type="checkbox"/> OTHER <input type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS
SURFACE FINISH:	
<input checked="" type="checkbox"/> IMMERSION GOLD (ENIG)	<input type="checkbox"/> ENEPIG
<input type="checkbox"/> MM. TIN/SILVER OR EQUIV	<input type="checkbox"/> OTHER
ARRAY/PANEL:	
<input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE	<input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS ->	<input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3
<input type="checkbox"/> RoHS	<input type="checkbox"/> OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS. PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION:	<input type="checkbox"/> YES
BARE BOARD ELEC. TEST:	<input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER


PCB: PMP20587_001.DWG (REV. 001) DATE: 12/15/2020 10:00 AM
 LAYER NAME = PMP20587_001.DWG TID #: PMP20587 :# 011
 PLOT NAME: PMP20587_001.DWG LAYER: 2 Assembly Date: 12/15/2020 10:00 AM TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost
 DESIGNED FOR:
Public Release
 FILE NAME:
PMP20587_REVE.PcbDoc
 ENGINEER:
Sean Xu & Sean Yu
 LAYOUT BY:
Sean Xu
 ALTUM DESIGNER VERSION:
22.1.2.22
 SCALE: 0.72

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
2	Dielectric 1	FR-4	10.00mil	4.8				
3	Signal Layer 1		4.20mil					
4	Dielectric 3		10.00mil	4.2				
5	Signal Layer 2		4.20mil					
6	Dielectric 2		10.00mil	4.2				
7	Signal Layer 3		4.20mil					
8	Dielectric 5		10.00mil	4.2				
9	Signal Layer 4		4.20mil					
10	Dielectric 4		10.00mil	4.2				
11	Bottom Layer		2.80mil					
12	Bottom Solder	Solder Resist	0.40mil	3.5				
13	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/-
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/-

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER
 SOLDER RESIST COLOR: GREEN OTHER
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENEPIG
 MM. TIN/SILVER OR EQUIV OTHER

ARRAY/PANEL:
 CUT AND TRIM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED, AND SHOULD NOT BE DISPLAYED TO THE USER, UNLESS THE USER HAS SPECIFICALLY REQUESTED IT.
 LAYER NAME = PMP20587_RevE.PcbDoc TID #: PMP20587 :# 01T
 PLOT NAME: Signal Layer Assembly.dwg GENERATED: 12/23/2020 11:52:22 AM TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
2	Dielectric 1	FR-4	10.00mil	4.8				
	Signal Layer 1		4.20mil					
3	Dielectric 3		10.00mil	4.2				
	Signal Layer 2		4.20mil					
4	Dielectric 2		10.00mil	4.2				
	Signal Layer 3		4.20mil					
5	Dielectric 5		10.00mil	4.2				
	Signal Layer 4		4.20mil					
6	Dielectric 4		10.00mil	4.2				
	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/-
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/-

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER
 SOLDER RESIST COLOR: GREEN OTHER
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENEPIG
 MM. TIN/SILVER OR EQUIV OTHER

ARRAY/PANEL:
 CUT AND TRIM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER

TEXAS INSTRUMENTS

PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72


ALTIM DESIGNER VERSION:
22.1.2.22

PCB: PMP20587_REVE.PcbDoc
 ASSEMBLY PART: 001
 TID #: PMP20587 :# 01T
 PLOT NAME: TID: Signal Layer 4 Assembly Part 001 GENERATED: 11/23/2022 14:53:02
 TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
2	Dielectric 1	FR-4	10.00mil	4.8				
	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/-

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/-

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER
 SOLDER RESIST COLOR: GREEN OTHER
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENEPIG
 MM. TIN/SILVER OR EQUIV OTHER

ARRAY/PANEL:
 CUT AND TRIM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

PCB: PMP20587_REVE.PcbDoc
 COMPONENTS MARKED, AND SHOULD NOT BE CORRUPTED OR TO
 ASSEMBLY PART: 001
 BOARD #: PMP20587-1-00000000
 TID #: PMP20587-1-00000000
 LAYER NAME = PMP20587-1-00000000
 GENERATED: 12/13/2010 11:16:03 AM
 TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated