


- Z22 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- Z22 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- Z22 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Z22 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER _____ PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE IDENTIFIED BY THE BOARD MANUFACTURER. (No variations)

LAYER NAME = Top Layer MA 21:01:11

TID #: 121540220 # QIT

GENERATED BY: 11:10:15 AM

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL
 MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94-V0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc


COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE IDENTIFIED BY THE USER.
 LAYER NAME = **MIDDLE** (Top) TID #: **18220887** # QIT
 PLT DATE: 11/15/2011 11:10:15 AM TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER: Sean Xu & Sean Yu LAYOUT BY: Sean Xu
 ALTUM DESIGNER VERSION: 22.1.2.22
 SCALE: 0.72

- Z22 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- Z23 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- Z24 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Z25 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							




DESIGN INFORMATION	
MIN. TRACK WIDTH:	8_MIL
MIN. CLEARANCE:	0.2 mm
MIN. VIA PAD SIZE:	24_MIL
MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL	
MATERIAL:	
<input type="checkbox"/> FR-408	<input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER
THICKNESS:	<input checked="" type="checkbox"/> 62 MIL (1.6mm) +/-10% <input type="checkbox"/> OTHER
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
DRILLING:	
REFERENCE:	<input checked="" type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER
BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER
SOLDER RESIST COLOR:	<input checked="" type="checkbox"/> GREEN <input type="checkbox"/> OTHER
	<input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS
SURFACE FINISH:	
<input checked="" type="checkbox"/> IMMERSION GOLD (ENIG)	<input type="checkbox"/> ENERP
<input type="checkbox"/> IMM. TIN/SILVER OR EQUIV	<input type="checkbox"/> OTHER
ARRAY/PANEL:	
<input type="checkbox"/> CUT AND TRM PER M1 BOARD OUTLINE	<input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS ->	<input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3
	<input checked="" type="checkbox"/> RoHS <input type="checkbox"/> OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.	
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION:	<input type="checkbox"/> YES
BARE BOARD ELEC. TEST:	<input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER
PROJECT TITLE: UCD3138 Digital Inverting Buck Boost	
DESIGNED FOR: Public Release	
FILE NAME: PMP20587_REVE.PcbDoc	
ENGINEER: Sean Xu & Sean Yu	LAYOUT BY: Sean Xu
SCALE: 0.72	ALTIM DESIGNER VERSION: 22.1.2.22

COMPONENTS MARKED AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES UNLESS SPECIFICALLY NOTED OTHERWISE
 LAYER NAME = BOARD TOP
 TID #: 1822087 # QIT
 GENERATED: 12/15/2023 11:10:15 AM
 TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED AND SHOULD NOT BE CONSIDERED FOR USE IN MILITARY, AEROSPACE, OR OTHER HIGH RELIABILITY APPLICATIONS.
 LAYER NAME = Top Silkscreen Overlay
 TID #: PMP20587 # Q1T
 GENERATED: 12/15/2020 11:10:15 AM V0 09262455 TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OMISSIONS) TO WHICH ANY DESIGNATION IS APPLIED TO THE BOARD SHOULD BE IDENTIFIED BY THE USER.
 LAYER NAME = Silkscreen Overlay
 TID #: 121542020
 :# Q1T
 1: 121542020
 2: 121542020
 3: 121542020
 4: 121542020
 5: 121542020
 6: 121542020

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- Z2 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- Z2 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- Z2 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Z2 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL
 MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER _____ PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED WITH THIS SYMBOL SHOULD NOT BE USED IN PRODUCTS THAT REQUIRE COMPLIANCE WITH THE ROHS DIRECTIVE.
 LAYER NAME = **Top Paste Mask Print** : DI:1:1

TID #: **8920887** :# QIT

DATE: 12/15/2010 11:10:16 AM

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL
 MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTUM DESIGNER VERSION:
22.1.2.22


COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM) ON THIS BOARD ARE UNLAWFUL TO REPRODUCE OR TRANSMIT IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. THIS IS A CONFIDENTIAL DOCUMENT. TEXAS INSTRUMENTS IS NOT RESPONSIBLE FOR ANY DAMAGES OR LOSSES, INCLUDING DIRECT, INDIRECT, CONSEQUENTIAL, OR INCIDENTAL DAMAGES, ARISING OUT OF THE USE OF THIS DOCUMENT.

REVISIONS: 1: 12/15/2022
 TID #: 9820887
 # DIT

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

- Z22 Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- Z23 These assemblies are ESD sensitive. ESD precautions shall be observed.
- Z24 These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Z25 These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER _____ PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE OBTAINED FROM THE SUPPLIER LISTED IN THE BOM FILE.

LAYER NAME = Top Solder Mask Print:DI:1:1

TID #: 1820887 # QIT

GENERATED BY: 12/15/2023 11:10:16 AM 926M 6B10Z XAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) TO BE USED IN THIS DESIGN ARE THE PROPERTY OF TEXAS INSTRUMENTS. THE DESIGN IS UNCLASSIFIED AND NOT FOR SALE TO THE GENERAL PUBLIC.

LAYER NAME = Bottom Solder Mask Print TID #: 9820887 # QIT

PLATTNME-ENI-Bottom Solder Mask Print GENERATION: 12/15/2020 11:10:16 AM 1920 TEXAS INSTRUMENTS


Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER: Sean Xu & Sean Yu LAYOUT BY: Sean Xu

SCALE: 0.72 ALTIM DESIGNER VERSION: 22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/- 10% OTHER _____

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) ARE THE PROPERTY OF TEXAS INSTRUMENTS AND ARE NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

LAYER NAME = Board Outline MA 01:01:11
 TID #: PMP20587 :# Q1T
 GENERATED: 12/15/2020 11:10:16 AM enitru by: SHAS/INSTRUMENTS/JR

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE IDENTIFIED BY THE MANUFACTURER'S PART NUMBER AND DATE CODE. THE MANUFACTURER'S PART NUMBER AND DATE CODE SHOULD BE PRINTED ON THE BOARD IN THE DESIGNATED AREAS.

LAYER NAME = **MIDDLE** (Top) **Bottom** (Bottom)

TID #: **1820887** :# Q1T

DATE: **12/15/2010** 11:10:17 AM 07/08 3126 TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
 ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
 ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
 ZZ ■ These assemblies must comply with workmanship standard IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							

DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/- 10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release


FILE NAME:
PMP20587_REVE.PcbDoc

ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22



COMPONENTS MARKED (AND SHOULD NOT BE) WITH THIS SYMBOL ARE ESD SENSITIVE. NO IRRADIATION. BOARD ID: 111017 AM 11:10:17 AM qoT J dms EXAS INSTRUMENTS J4

LAYER NAME = **MPS20587-01** (Top)


TID #: **MPS20587** ;# QIT

DATE: 12/15/2023

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER _____ PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) ARE THE PROPERTY OF TEXAS INSTRUMENTS. NO PARTS OF THIS DOCUMENT ARE TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

LAYER NAME = Top Layer TID #: 1820887 # QIT

PLTNAME=Title Sheet MA 5:01:11 GENERATED: 12/15/2023 11:10:17 AM 7992 © TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED) FROM SOURCE(S) SHOWN IN THIS DOCUMENT ARE NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

LAYER NAME = **M180587_PCB** (Top) TID #: **1802087** # QIT

PLT FILE: **180587_PCB** Notes MA 11:01:11 GENERATED: **12/15/2020 11:10:17 AM** © 2020 TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22


- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE OBTAINED FROM THE MANUFACTURER'S ORIGINAL SOURCE. (No variations)

LAYER NAME = **M1850** (Top) (Bottom) TID #: **18500887** # QIT

PLT FILE: **1850** (Top) (Bottom) GENERATED: **12/15/2020 11:10:18 AM** BY: **JW** TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL
 MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER


ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
 UCD3138 Digital Inverting Buck Boost
 DESIGNED FOR:
 Public Release
 FILE NAME:
 PMP20587_REVE.PcbDoc

ENGINEER:
 Sean Xu & Sean Yu
 LAYOUT BY:
 Sean Xu
 ALTUM DESIGNER VERSION:
 22.1.2.22

SCALE: 0.72




COMPONENTS MARKED (AND SHOULD NOT BE CONSIDERED) TO BE NON-HALOGENATED
 TID #: **19820887** # QIT
 LAYER NAME = **M20587_Rev01**
 PLT NAME = **M20587_Rev01**

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/- 10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE OBTAINED FROM THE SUPPLIER LISTED IN THE BOM.

LAYER NAME = Embedded Assemblies
 TID #: 121542230
 # QIT: 11:10:19 AM

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:

FR-408 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:

REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:

SILKSREEN: TOP BOTTOM
 SILKSREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:

ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE) ...
 LAYER NAME = ...
 TID #: 121640220
 1:10:19

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE:
0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER _____ PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE ORDERED) TO COMPLY WITH THE ROHS DIRECTIVE
 LAYER NAME = **Top** Pad Master MA 01:01:11
 TID #: **18920887** :# QIT
 GENERATED BY: **12/15/2023 11:10:19 AM**
 1000.00mil

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive. ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER _____ PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE OBTAINED FROM THE MANUFACTURER'S ORIGINAL SOURCE. (No variations)

LAYER NAME = Master MA 01:01:11

TID #: 1820887 # QIT

GENERATED: 12/15/2020 11:10:19 AM 19726M 069 TEXASINSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/- 10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) ARE THE PROPERTY OF TEXAS INSTRUMENTS. NO PARTS OF THIS DOCUMENT ARE TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

LAYER NAME = **ASSEMBLY DIAMANT** (No Radiations) TID #: **9820887** :# Q1T

PLotted in: **11:10:19 AM** 12/15/2010

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

Symbol	Count	Hole Size	Plated	Hole Type	Drill	Layer Pair	Via/Pad	Pad Shape	Template	Description	Hole Tolerance (+)	Hole Tolerance (-)
C	1	68.00mil (1.727mm)	PTH	Round	2	Top Layer - Bottom Layer	Pad	Round	c254h173			
Z	2	98.43mil (2.500mm)	PTH	Round	Text shall be 8	Top Layer - Bottom Layer	Pad	Round	c350h250			
Z	2	188.00mil (4.775mm)	PTH	Round	Text shall be 10	Top Layer - Bottom Layer	Pad	Rectangle	r1397_965h478o-114_0p914_483			
Z	2	214.57mil (5.450mm)	PTH	Round	Text shall be 12	Top Layer - Bottom Layer	Pad	Round	c1000h545			
Layer	4	38.90mil (0.985mm)	PTH	Round	Thickness	Top Layer - Bottom Layer	Pad Stack	Round	c152h97	Board Layer Stack		
B	1	40.16mil (1.020mm)	PTH	Round	Constant	Top Layer - Bottom Layer	Pad	(Mixed)	(Mixed)			
O	4	125.98mil (3.200mm)	PTH	Round		Top Layer - Bottom Layer	Pad	Round	c800h320			
O	1	26.00mil (0.660mm)	PTH	Round		Top Layer - Bottom Layer	Pad	Round	c127h66			
O	1	39.37mil (1.000mm)	PTH	Round		Top Layer - Bottom Layer	Pad	(Mixed)	(Mixed)			
X	1	63.00mil (1.600mm)	PTH	Round		Top Layer - Bottom Layer	Pad	Round	c221h160			
A	1	45.28mil (1.150mm)	PTH	Round		Top Layer - Bottom Layer	Pad	Rectangle	sl65h115			
O	1	40.00mil (1.016mm)	PTH	Round		Top Layer - Bottom Layer	Pad	(Mixed)	(Mixed)			
X	1	28.00mil (0.711mm)	PTH	Round		Top Layer - Bottom Layer	Via	Round	vi27h71			
O	1	16.00mil (0.406mm)	PTH	Round		Top Layer - Bottom Layer	Via	Round	v81h41			
V	1	14.80mil (0.368mm)	PTH	Round		Top Layer - Bottom Layer	Via	Round	(Mixed)			
X	1	10.00mil (0.254mm)	PTH	Round		Top Layer - Bottom Layer	Via	Round	(Mixed)			
X	1	20.00mil (0.508mm)	PTH	Round		Top Layer - Bottom Layer	Via	Round	vi27h64			
	833 Total											



DESIGN INFORMATION	
MIN. TRACK WIDTH:	8 MIL
MIN. CLEARANCE:	0.2 mm
MIN. VIA PAD SIZE:	24 MIL
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL	

MATERIAL:

FR-408 FR-4 High Tg OTHER _____

THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____

TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:

REFERENCE: AS SHOWN NC_DRILL FILES

PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:

SILKSCREEN: TOP BOTTOM

SILKSCREEN COLOR: WHITE OTHER _____

SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
MICROSECTION: YES

BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES OR USED IN OTHER DESIGNS

ASSEMBLY DIAGNOSTIC INFORMATION

LAYER NAME = **DRILLING** (Top Layer)

TID #: **8820887** ;# QIT

PLotted in: **11/10/2014 10:30 AM**

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu


LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

- ZZ ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- ZZ ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- ZZ ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- ZZ ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack	Board Layer Stack	Board Layer Stack	Board Layer Stack
	Top Overlay							
	Top Solder	Solder Resist	0.40mil	3.5				
1	Top Layer		2.80mil					
	Dielectric 1	FR-4	10.00mil	4.8				
2	Signal Layer 1		4.20mil					
	Dielectric 3		10.00mil	4.2				
3	Signal Layer 2		4.20mil					
	Dielectric 2		10.00mil	4.2				
4	Signal Layer 3		4.20mil					
	Dielectric 5		10.00mil	4.2				
5	Signal Layer 4		4.20mil					
	Dielectric 4		10.00mil	4.2				
6	Bottom Layer		2.80mil					
	Bottom Solder	Solder Resist	0.40mil	3.5				
	Bottom Overlay							



DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNUAL RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENIG) ENERP
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL:
 CUT AND TRM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs
 TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER



PROJECT TITLE:
UCD3138 Digital Inverting Buck Boost

DESIGNED FOR:
Public Release

FILE NAME:
PMP20587_REVE.PcbDoc

COMPONENTS MARKED (AND SHOULD NOT BE OBTAINED FROM OTHER SOURCES) SHOULD BE IDENTIFIED BY THE USER.
 LAYER NAME = **DESIGN GUIDE FOR TOP LAYER** TID #: **9820887** # Q1T
 PLOT NAME: **ENIG** Guide For Top Layer

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:
Sean Xu & Sean Yu

LAYOUT BY:
Sean Xu

SCALE: 0.72

ALTIM DESIGNER VERSION:
22.1.2.22

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated