



- Note1:
- 1 Not used
 - 2 CPU Switching frequency selection: See sheet 5
 - 3 GPU Switching frequency selection: See sheet 5
 - 4 CPU OCP selection: See sheet 5
 - 5 GPU OCP selection: See sheet 5
 - 6 GPU OSR/USR selection: See sheet 5
 - 7 CPU thrid phase: See sheet 2
 - 8 GPU phase: See sheet 3

CPU and GPU Control, 1st and 2nd Phase CPU Power


Title			TPS59650EVM-753		
Size	Number			Rev	
B		HPA753		A	
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang		
Filename	HPA753A.SCH	Sheet	1	of	14



Note2:
 Not used

CPU 3rd Phase Power

Title			TPS59650EVM-753		
Size	Number	Rev		A	
B		HPA753			
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang		
Filename	HPA753A.SCH	Sheet	2	of	14



Note3:
 ⚠ Not used


GPU Power			
Title		TPS59650EVM-753	
Size	Number	Rev	
B		HPA753	A
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang
Filename	HPA753A.SCH	Sheet	3 of 14

CPU

CPU

GPU

GPU



To processor

To controller

To processor

To controller


Note4:

- ⚠ Not used
- ⚠ A phase can be disabled by pulling the corresponding xCSPx pin to 3.3V.
- Default setting for CPU: 3 phase operation
- Default setting for GPU: 2 phase operation
- CPU:
 - 1. CPU 3 Phase operation: R47, R55, R69 open
 - 2. CPU 2 Phase operation: R69 used 0ohm
 - 3. CPU 1 Phase operation: R47, R55 used 0ohm
- GPU:
 - 1. GPU 2 Phase operation: R83, R89 open
 - 2. GPU 1 Phase operation: R89 used 0ohm


**Current Feedback Selection and Filtering
Differential Voltage Feedback and termination**

Title		TPS59650EVM-753	
Size	B	Number	HPA753
		Rev	A
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang
Filename	HPA753A.SCH	Sheet	4 of 14




SWITCHING FREQUENCY SELECTION



OVER-CURRENT PROTECTION SELECTION




OSR / USR SETTING




Note5:

- 1** Not used
- 10** Switching Frequency Selection:
 1. CPU Switching Frequency Default Setting: Jumper shorts on pin13 and pin14 to set 300kHz
 2. GPU Switching Frequency Default Setting: Jumper shorts on pin 11 and pin12 to set 385kHz
- 11** Over Current Protection Selection:
 1. CPU Over Current Protection Per Phase Default Setting: Jumper shorts on pin 7 and pin 8 to level 5 (set 40A)
 2. GPU Over Current Protection Per Phase Default Setting: Jumper shorts on pin 7 and pin 8 to level 5 (set 40A)
- 12** Over-Shoot /Under-Shoot Reduction Selection:
 1. CPU OSR/USR Default Setting: OSR/USR Reduction middle level
 2. GPU OSR/USR Default Setting: OSR/USR Reduction off
- 13** Optional parts for using TPS51640



Frequency and OCP SELECTIONS for CPU and GPU

Title			TPS59650EVM-753		
Size	Number			Rev	
B		HPA753		A	
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang		
Filename	HPA753A.SCH	Sheet	5	of	14




Note6:

- ⚠️ Not used
- ⚠️ VCCIO Output Selection:
1. Jumper shorts on pin1 and pin2 of J14 to set VCCIO: 1.05V(Default)
2. Jumper shorts on pin2 and pin3 of J14 to set VCCIO: 1.00V
- ⚠️ S1: VCCIO Enable Pin

VCCIO:
1.05V/0A-10A



VCCIO Power			
Title		TPS59650EVM-753	
Size	Number	Rev	
B		HPA753	A
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang
Filename	HPA753A.SCH	Sheet	6 of 14



Note7:
 ⚠ Not used
 ⚠ S3/S5 Enable Control, See datasheet for detail



VDDQ Power			
Title		TPS59650EVM-753	
Size	Number	Rev	
B		HPA753	A
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang
Filename	HPA753A.SCH	Sheet	7 of 14

VBAT Conversion Voltage Input:
9V -20V







5V Bias
Voltage Input

Silk:
VCCIO_DL
GFX_DL
CPU_DL1
CPU_DL2







Note8:


- ⚠ Not used
- ⚠ VCCIO, GPU and CPU Dynamic Load:
1. Switch to "ON" position to enable the Dynamic Load
2. Switch to "OFF" position to disable the Dynamic Load (Default)
- ⚠ J23: Default setting: Jumper shorts on to Enable on board dynamic load



Title			TPS59650EVM-753		
Size	Number	Rev			
B	HPA753	A			
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang		
Filename	HPA753A.SCH	Sheet	8	of	14





J24, J31 are labview connections for EVM testing



Note9:



- Not used
- S4: IMVP-7 VR Enable:
1. Switch to "ON" position to Enable TPS59650 controller
2. Switch to "OFF" position to Disable TPS59650 controller(Default)
- Default Trim: R117 = Not used, R116 = 1.00k

Logic Signal Termination and Status LED's
LED is ON when the logic signal is in the ACTIVE state



Support and Pull-ups

Title			TPS59650EVM-753		
Size	Number	Rev			
BB	HPA753	A			
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang		
Filename	HPA753A.SCH	Sheet	9	of	14



Note10:
 Not used

Title			TPS59650EVM-753		
Size	Number	Rev			
B		HPA753		A	
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang		
Filename	HPA753A.SCH	Sheet	10	of	14

A

B

C

D

E

XU1:G

A2	RSVD		E29
A4	RSVD		E28
A5	RSVD		E26
A6	RSVD		E25
A7	RSVD		E23
A8	RSVD		E22
A9	RSVD		E20
A15	RSVD		E19
A16	RSVD		E17
A17	RSVD		E16
A18	RSVD		D34
A19	RSVD		D33
A21	RSVD		D31
A22	RSVD		D30
A24	RSVD		D28
A25	RSVD		D27
A27	RSVD		D25
A28	RSVD		D24
A30	RSVD		D23
A31	RSVD		D22
A33	RSVD		D21
A34	RSVD		D19
B1	RSVD		D18
B4	RSVD		D16
B6	RSVD		D15
B16	RSVD		D10
B18	RSVD		D9
B20	RSVD		D8
B21	RSVD		D7
B23	RSVD		D6
B24	RSVD		D5
B25	RSVD		D4
B26	RSVD		D3
B27	RSVD		D2
B28	RSVD		D1
B29	RSVD		C35
B30	RSVD		C33
B31	RSVD		C32
B32	RSVD		C30
B33	RSVD		C29
B34	RSVD		C26
B35	RSVD		C24
C2	RSVD		C22
C3	RSVD		C21
C4	RSVD		C20
C5	RSVD		C19
C6	RSVD		C18
C7	RSVD		C17
C8	RSVD		C16
C9	RSVD		C15

989-1MM_IMVP7-REV1

XU1:H

E31	RSVD	K2
E32	RSVD	K1
E33	RSVD	J35
E34	RSVD	J33
E35	RSVD	J32
F1	RSVD	J30
F2	RSVD	J29
F3	RSVD	J28
F4	RSVD	J27
F5	RSVD	J26
F6	RSVD	J25
F7	RSVD	J24
F8	RSVD	J23
F9	RSVD	J22
F10	RSVD	J21
F15	RSVD	J20
F16	RSVD	J19
F17	RSVD	J18
F18	RSVD	J17
F20	RSVD	J16
F21	RSVD	J15
F23	RSVD	J10
F24	RSVD	J9
F25	RSVD	J8
F26	RSVD	J7
F27	RSVD	J6
F28	RSVD	J5
F30	RSVD	J4
F32	RSVD	J3
F33	RSVD	J2
F35	RSVD	J1
G1	RSVD	H35
G2	RSVD	H34
G3	RSVD	H32
G4	RSVD	H31
G5	RSVD	H29
G6	RSVD	H28
G7	RSVD	H26
G8	RSVD	H25
G9	RSVD	H23
G10	RSVD	H22
G15	RSVD	H20
G16	RSVD	H19
G18	RSVD	H17
G19	RSVD	H16
G21	RSVD	G34
G22	RSVD	G33
G24	RSVD	G31
G25	RSVD	G30
G27	RSVD	G28

989-1MM_IMVP7-REV1

XU1:I

K3	RSVD	AA9
K4	RSVD	AA8
K5	RSVD	AA7
K6	RSVD	AA6
K7	RSVD	AA5
K8	RSVD	AA4
K9	RSVD	AA3
K10	RSVD	AA2
K27	RSVD	AA1
K28	RSVD	W10
K30	RSVD	W9
K31	RSVD	W8
K33	RSVD	W7
K34	RSVD	W6
L7	RSVD	W5
L26	RSVD	W4
L28	RSVD	W3
L29	RSVD	W2
L31	RSVD	W1
L32	RSVD	V10
L34	RSVD	V9
L35	RSVD	V8
M1	RSVD	V7
M2	RSVD	V6
M3	RSVD	V5
M4	RSVD	V4
M5	RSVD	V3
M6	RSVD	V2
M7	RSVD	V1
M8	RSVD	T10
M9	RSVD	T9
M10	RSVD	T8
M26	RSVD	T7
M27	RSVD	T6
M28	RSVD	T5
M29	RSVD	T4
M30	RSVD	T3
M31	RSVD	T2
M32	RSVD	T1
M33	RSVD	R10
M35	RSVD	R9
N1	RSVD	R8
N2	RSVD	R7
N3	RSVD	R6
N4	RSVD	R5
N5	RSVD	R4
N6	RSVD	R3
N7	RSVD	R2
N8	RSVD	R1
N9	RSVD	N10

989-1MM_IMVP7-REV1

XU1:J

AA10	RSVD	AM8
AB1	RSVD	AM6
AB2	RSVD	AM5
AB3	RSVD	AL35
AB4	RSVD	AL33
AB5	RSVD	AL30
AB6	RSVD	AL29
AB7	RSVD	AL27
AB8	RSVD	AL26
AB9	RSVD	AL15
AB10	RSVD	AL14
AD1	RSVD	AL12
AD2	RSVD	AL11
AD3	RSVD	AL9
AD4	RSVD	AL8
AD5	RSVD	AL6
AD6	RSVD	AL5
AD8	RSVD	AL3
AD9	RSVD	AL1
AD10	RSVD	AK32
AE1	RSVD	AK31
AE2	RSVD	AK29
AE3	RSVD	AK28
AE4	RSVD	AK26
AE5	RSVD	AK15
AE6	RSVD	AK14
AE7	RSVD	AK12
AE8	RSVD	AK11
AE10	RSVD	AK9
AF8	RSVD	AK8
AF9	RSVD	AK6
AF10	RSVD	AK5
AG1	RSVD	AK3
AG2	RSVD	AK2
AG3	RSVD	AK1
AG5	RSVD	AJ33
AG6	RSVD	AJ32
AG7	RSVD	AJ31
AH1	RSVD	AJ27
AH2	RSVD	AJ26
AH3	RSVD	AJ15
AH5	RSVD	AJ14
AH6	RSVD	AJ12
AH8	RSVD	AJ11
AH9	RSVD	AJ9
AH11	RSVD	AJ8
AH12	RSVD	AJ6
AH14	RSVD	AJ5
AH15	RSVD	AH33
AH27	RSVD	AH31

989-1MM_IMVP7-REV1

XU1:K

AM9	RSVD	AT34
AM11	RSVD	AT33
AM12	RSVD	AT31
AM14	RSVD	AT30
AM15	RSVD	AT28
AM26	RSVD	AT26
AM27	RSVD	AT25
AM28	RSVD	AT24
AM30	RSVD	AT14
AM31	RSVD	AT12
AM32	RSVD	AT11
AM33	RSVD	AT9
AM34	RSVD	AT8
AM35	RSVD	AT6
AN1	RSVD	AT5
AN2	RSVD	AR35
AN3	RSVD	AR34
AN5	RSVD	AR33
AN6	RSVD	AR32
AN8	RSVD	AR31
AN9	RSVD	AR30
AN11	RSVD	AR29
AN12	RSVD	AR28
AN14	RSVD	AR27
AN15	RSVD	AR26
AN26	RSVD	AR15
AN28	RSVD	AR14
AN29	RSVD	AR12
AN31	RSVD	AR11
AN32	RSVD	AR9
AN33	RSVD	AR8
AN34	RSVD	AR6
AN35	RSVD	AR5
AP2	RSVD	AR3
AP3	RSVD	AP35
AP5	RSVD	AP33
AP6	RSVD	AP32
AP8	RSVD	AP30
AP9	RSVD	AP29
AP11	RSVD	AP27
AP12	RSVD	AP26
AP14	RSVD	AP15

989-1MM_IMVP7-REV1

uC Socket Others

Title			TPS59650EVM-753		
Size	Number		Rev		
B	HPA753		A		
Date	Fri Jan 27, 2012		Drawn by	Nancy Zhang	
Filename	HPA753A.SCH		Sheet	11	of 14

A



B

C

D

E

Jumper to use 5V from USB












Note11:

- ⚠ Not used
- ⚠ 5V Bias option:
 1. Jumper shorts on J33, 5V Bias used from USB. If USB 5V is used, external 5V supply from J22 should not be used.
 2. No Jumper shorts on J33, 5V Bias used from external J22 (Default)
- ⚠ For Internal software development

USB to DSP


Title			TPS59650EVM-753		
Size	Number			Rev	
B		HPA753		A	
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang		
Filename	HPA753A.SCH	Sheet	12	of	14



Level Shifting Transceiver and Open Drain Buffers for DSP to SVID Translation

- Note12:
- ⚠ Not used
 - ⚠ J39: F2808 DSP Program Mode Selection:
 1. Jumper shorts for F2808 DSP Program Mode
 2. No Jumper shorts for normal operation (Default)
 - ⚠ GUI and Intel VRTT Tool Selection
 1. Jumper shorts to use Intel VRTT Tool
 2. No Jumper shorts to user GUI (Default)
 - ⚠ Differential Probe Test Point

DSP to SVID			
Title		TPS59650EVM-753	
Size	Number	Rev	
B	HPA753	A	
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang
Filename	HPA753A.SCH	Sheet	13 of 14



Note13:

⚠ Not used

⚡ J42, J43: Optional VCCIO and VDDQ Enable
 1. Jumper shorts on J42, J43 to Enable Optional VCCIO and VDDQ
 2. No Jumper shorts on J42, J43 to Disable Optional VCCIO and VDDQ

Optional Solution for VCCIO and VDDQ

Title		TPS59650EVM-753	
Size	Number	Rev	
B	HPA753	A	
Date	Fri Jan 27, 2012	Drawn by	Nancy Zhang
Filename	HPA753A.SCH	Sheet	14 of 14

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.