



Cascade Radar Host Processor Board Block Diagram




System Description

	Cascade Radar Host Board
Host Processor	TDA2SX ADAS SoC
CPU	Dual-Core ARM A15, 1176 MHz
DSP	2x C66x, 750 MHz
GPU	Dual-Core SGX544 GPU, 532 MHz
EVE Co-Processor	4x EVE Matrix Co-Processor, 532 MHz
IVA Co-Processor	2x IVA Image Co-Processor, 532 MHz
Memory	2x 32-bit, 2GByte, DDR3L-1066 SDRAM (one bank ECC capable)
USB	USB3.0 Host and USB2.0 Host
CSI2.0	4x 4-lane CSI2.0, 900 Mbps
Video Out	24-bit Digital Video Out, HDMI 1.4b
Connectivity	1 Gigabit Ethernet, USB2.0 Serial Port (TI RTOS/ Linux Console)
Data Storage	PCIe 2.0 m.2 Connector (M-Keyed), 1 Gigabit NOR Flash, MicroSD Card
Mechanical	160mm x 140mm - Two Automotive Rated Board to Board Connectors
Software	TI RTOS with Radar SDK Packages, TI Processors SDK Linux Distribution with Radar SDK Packages

Cascade Radar Host Processor Board




Cascade Radar RF Board



PROC055B_System_TopSchDoc
CASCADE_HOST_PROCESSOR_BOARD
PROC055B_EVM_HardwareSchDoc
EVM_HARDWARE

Cascade Radar Host Processor Board - Top Level Schematic



Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PRO0055	Rev: B	Sheet Title: System Top Level
Rev: Not in version control	Assembly Variant: 001	Sheet: 2 of 66
Drawn By: Alec Schott	File: PRO0055B_System_TopSchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Host Processor Board - Top Level Power

The diagram illustrates the top-level power architecture of the Host Processor Board. It shows the flow of power from the input (POWER_INPUT) through various power management ICs (PMICs) and regulators to the host processor (TDA104) and other components. The power system is divided into several functional blocks, each responsible for a specific power domain. The main components include the TPS43351 (DC-DC converter), TPS57112 (LDO), TPS51200 (LDO), TPS74801 (LDO), and TPS57112-Q1 (LDO). The diagram also shows the connection to the host processor (TDA104) and other peripheral components like the USB controller, Ethernet controller, and various sensors. The power system is designed to provide stable and efficient power to the host processor and its peripherals.

 TEXAS
INSTRUMENTS
<http://www.ti.com>
© Texas Instruments 2019


System 12VDC Power Input



References
tps43351-q1 Datasheet
TPS43351-Q1 EVM User Guide

Follow all layout guidelines as presented in Chapter 10 of datasheet


TPS43351 - System 5.0V and System 3.3V Primary Supplies



References


Based on the TDA2x Evaluation Board Power Architecture

TPS659039-Q1 TDA2 PMIC - Top Level Schematic



References
[TPS659039-Q1 Datasheet](#)
[TPS659039-Q1 User Guide](#)

Figure 10 shows the I2C1 pin connections. The top row of pins (6, 7, 8) is connected to the I2C1 module. Pin 6 is I2C1, pin 7 is I2C1_SCL, and pin 8 is I2C1_SDA. The bottom row of pins (6, 7, 8) is connected to the TPS43351 module. Pin 6 is TPS43351_PGOOD, pin 7 is TDA_ON_OFF, and pin 8 is TDA_RSTOUTN. The connections are: I2C1 to I2C1_SCL, I2C1_SCL to I2C1_SDA, I2C1_SDA to I2C1, TPS43351_PGOOD to TDA_ON_OFF, TDA_ON_OFF to TDA_RSTOUTN, and TDA_RSTOUTN to TPS43351_PGOOD.




References
TPS659039-Q1 Datasheet
TPS659039-Q1 User Guide

Follow all layout guidelines as presented in Chapter 9 of datasheet

TPS659039-Q1 TDA2 PMIC - LDO Input and LDO Output

- LDOUSB - TDA2 VUSB3V3 - Fixed 3.3V USB PHY Supply**
- LDOVRTC - TDA2 VDDARTC1V8 - Fixed 1.8V RTC Supply**
- LDOVANA - UNASSIGNED**
- LDO1 - TDA2 VDDSHV8 - Fixed 3.3V IO Supply**
- LDO2 - TDA2 VDDSHV5 - Fixed 3.3V IO Supply**
- LDO3 - TDA2 VDDAPHY1V8 - Fixed 1.8V USB PHY Supply**
- LDO9 - TDA2 TDA2 VDDRTC1V05 - Fixed 1.05V RTC Supply**
- LDOLN - TDA2 VDDAPLL1V8 - Fixed 1.8V PLL Supply**




References
TPS659039-Q1 Datasheet
TPS659039-Q1 User Guide

TPS659039-Q1 TDA2 PMIC - SMPS Buck Converters: SMPS1, SMPS2, SMPS3, SMPS4 and SMPS5

Follow all layout guidelines as presented in Chapter 9 of datasheet


SMPS[3:1] - TDA2 VDD_MPU - AVS Supply
SMPS[5:4] - TDA2 VDD_EVE - AVS Supply



References
TPS659039-Q1 Datasheet
TPS659039-Q1 User Guide
TPS22965-Q1 User Guide

Follow all layout guidelines as presented in datasheets

TPS659039-Q1 TDA2 PMIC - SMPS Buck Converters: SMPS6, SMPS7, SMPS8 and SMPS9 and TDA/System 3.3V Switch



VDD_MPU Remote Feedback

VDD_GPU feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.


VDD_CORE feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.

VDD_IVA feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.

VDD_VDD1V8 feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.


SMPS6 - TDA2 VDD_GPU - AVS Supply
SMPS7 - TDA2 VDD_CORE - AVS Supply
SMPS8 - TDA2 VDD_IVA - AVS Supply
SMPS9 - TDA2 VDD1V8 - Fixed 1.8V Supply

TDA_VDD_GPU
TDA_VDD_CORE
TDA_VDD_IVA
SYSTEM_IV8
TDA_VDDSHV_3V3



Test points for checking SMPS output voltage nets. Place near respective loads.

TPS22965-Q1 Load Switch - TDA2 and System Fixed 3.3V Supply



TDA2 - Fixed 3.3V I/O Supply

A load switch is used to allow the primary TDA2 PMIC to control when its 3.3V I/O supply is sequenced as well as all 3.3V I/O peripheral IC and pull-ups attached to the TDA2 device to prevent leakage during power-on/off

Also used to power the Lattice CrossFire FPGA 3.3V I/O Power


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TDA2 PMIC - SMPS6/7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet 10 of 66
Drawn By: Alec Schott	File: PROC055B_Power_TDA2 PMIC SMPS2 Sch	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

References
TPS74801QRGWRQ1 Datasheet

TPS74801QRGWRQ1 - Ethernet PHY 1.1V and 2.5V LDO Supplies


Follow all layout guidelines as presented in the device datasheet.



References
TPS57112-Q1 Datasheet
TPS51200-Q1 Datasheet

Follow all layout guidelines as presented in the device datasheet.

TPS57112-Q1 DDR3 1.35V Supply and TPS51200-Q1 VTT/VREF Supply




References

TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.


TDA2 - Core Power Nets and Decoupling



References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

TDA2 - Analog Power Nets and Decoupling

Follow all layout guidelines as presented in these documents.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 15 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_Power_Analog_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

TDA2 - Peripheral 3.3V and 1.8V Power Nets and Decoupling


Peripheral 3.3V Power Nets and Decoupling



MLBP Power/Clocking



Peripheral 1.8V Power Nets and Decoupling




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

TDA2 - Internal LDO External Output Capacitors

Design Note: These decoupling caps should be placed directly under the BGA, or close to package (as spacing allows with 0603 package), with minima distance from via to pad.




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

TDA2 - DDR3 Memory Controller Power Nets and Decoupling

Follow all layout guidelines as presented in these documents.

Test points for checking SMPS output voltage nets. Place near respective loads.





TDA2 - Ground Return

References

[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.




Orderable: MMWCAS-DSP-EVM	Designed for Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	 TEXAS INSTRUMENTS
Number: PROC0055	Sheet Title: TPDS59039.01 TDA2 PMIC - SMPSP 7.8.9	
Rev: B	Assembly Variant: 000	Sheet 19 of 66
Drawn by: Alec Schott	File: PROC0055B TDA2 Power Ground.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com © Texas Instruments 2019

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


References

[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

13	POWER_PG_RESETN	POWER_PG_RESETN
13	TDAPMIC_RESET_OUT	TDAPMIC_RESET_OUT
13	PUSH_BUTTON_RESETN	PUSH_BUTTON_RESETN
13	TDA_DBG_EMU_RSTN	TDA_DBG_EMU_RSTN
13	TDAPMIC_INT	TDAPMIC_INT



Design Note: Alternatively all of these PORz and ISO signals can be driven directly by the PMIC RESET_OUT pin. The logic is on-





 **TEXAS
INSTRUMENTS**
<http://www.ti.com>
© Texas Instruments 2019


References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

TDA2 - Reset Generation and Reset Buttons




TPS3808 #1 - VDDMPU, System Supply and Pushbutton PORz



TPS3808 #1 - Generates a reset based on the status of the system level 5.0V and 3.3V supply power good signal TPS43351_PGOOD and the stat of the TDA_VDD_MPU SMPS rail.
Pushbutton used to pull the MR pin low for PORz toggle.

TPS3808 #2 - VDDMPU and Pushbutton RESETz




TPS3808 #2 - Generates a reset based on the stat of the TDA_VDD_MPU SMPS rail.
Pushbutton used to pull the MR pin low for PORz toggle.

References

[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

I3	TDA VIN3A_MUX D23_0I	TDA VIN3A_MUX D23_0I
I3	TDA VIN3A_MUX CLK0	TDA VIN3A_MUX CLK0
I3	TDA VIN3A_MUX FL20	TDA VIN3A_MUX FL20
I3	TDA VIN3A_MUX FLD0	TDA VIN3A_MUX FLD0
I3	TDA VIN3A_MUX DE0	TDA VIN3A_MUX DE0
I3	TDA VIN3A_MUX VSYN0C	TDA VIN3A_MUX VSYN0C
I3	TDA VIN3A_MUX HSYN0C	TDA VIN3A_MUX HSYN0C
I3	GPIO_EXP_INT	GPIO_EXP_INT R247 0 GPIO_EXP_INT.TDA_GPIO2_14
I3	RGMIII_PHY_INT_PWDN	DP3867_INT.TDA_GPIO_15
I3	USB1_VBUS_DET	USB1_VBUS_DET
I3	AWR_PMIC_3V3_VD	AWR1_POWER_GOOD.TDA_GPIO2_17
I3	FPGA1_CDONE	FPGA1_CDONE R248 0 FPGA1_CDONE.TDA_GPIO2_23
I3	FPGA2_CDONE	FPGA2_CDONE R249 0 FPGA2_CDONE.TDA_GPIO2_26
I3	FPGA3_CDONE	FPGA3_CDONE R250 0 FPGA3_CDONE.TDA_GPIO2_27
I3	FPGA4_CDONE	FPGA4_CDONE R251 0 FPGA4_CDONE.TDA_GPIO2_24
I3	AWR_ERROR_OUTN	TDA_GPIO2_19.AWR_ERROR_OUTN



Order Label: MMWCAS-DSP-EVM		Designed for: Public Release		Mod. Date: 9/17/2019	
TID #: N/A		Project Title: Cascade Radar Host Processor Board			
Number: PROC0055		Rev: B		Sheet Title: TPS69039-Q1 TDA2 PMIC - SMP56 7/8/9	
Is in Revision: No		In non version control:		Assembly Variant: 00	
Drawn by: Alec Schott		Checked by: Alec Schott		Sheet 22 of 66	
Engineer: Alec Schott		Contact: http://www.ti.com/mmwave		© Texas Instruments 2019	

References

SN74CBTLV16212 Low-Voltage 24-Bit FET Buss-Exchange Switch
 SN74CBTLV3257 Low-Voltage 4-Bit 1-of-2 FET
 SN74LVC1G125 Single Bus Buffer Gate
 SN74LVC1G04 Single Inverter Gate

Follow all layout guidelines as presented in these documents.


Design Note: MUX'ing and Delay Matching

The VIN3A data path is multiplexed with the SYSBOOT pins used for selecting the bootmode configuration of the TDA2 device.

This MUX set is used to select between the boot mode operation and functional mode operation.

Because some of the VIN3A signals are MUX'd ALL of the VIN3A signals must be run through a similar MUX architecture to ensure best delay matching across the bus. The extra channels on the 16212 are used for this purpose. The 3257 and the G125 are

TDA2 - VIN3A and SYSBOOT MUX




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TFS659039-01 TDA2 PMIC - SMP36/7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 23 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_VIN3A_SYSBOOT_MUX_Schematic B	http://www.ti.com
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	© Texas Instruments 2019

References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 29.2.4 "Sysboot Configuration" (Internal Only)
Follow all layout guidelines as presented in these documents.

TDA2 - SYSBOOT Switches




References

Follow all layout guidelines as presented in these documents.

Design Note: MUXing and Delay Matching

The VOUT1 bus is mux'd with the EMU port and many other GPIO signals used throughout the system.




TDA2 - VOUT1, EMU and JTAG Top




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

TDA2 - JTAG and Emulation/Trace Bus and Header

TDA2 - JTAG



TDA2 - VOUT1 and EMU Bus



TDA2 - VOUT1, EMU and GPIO MUX

SELECTN Generation

Delay Matching FET Switches






Design Note: MUX'ing and Delay Matching

The VOUT1 bus is mux'd with the EMU port and many other GPIO signals used throughout the system.

References

[SN74CBTLV16212 Low-Voltage 24-Bit FET Buss-Exchange Switch](#)
[SN74CBTLV3257 Low-Voltage 4-Bit 1-of-2 FET](#)
[SN74LVC1G125 Single Bus Buffer Gate](#)
[SN74LVC1G04 Single Inverter Gate](#)

Follow all layout guidelines as presented in these documents.



Design Note: MUX Operations

```

SYSBOOT_MUX_SELECT = low: EMU Port and GPIO to TDA2x
SN74CBTLV16210 20-bit 2:1 MUX #1 - B2 -> A1
SN74CBTLV16210 20-bit 2:1 MUX #2 - B2 -> A1
SN74CBTLV3257 4-bit 2:1 MUX - B1->A

```

SYSBOOT_MUX_SELECT = high: VOUT1 Port to ECP5 FPGA Header
 SN74CBTLV16210 20-bit 2:1 MUX#1: B1 -> A1
 SN74CBTLV16210 20-bit 2:1 MUX#2: B1 -> A1
 SN74CBTLV3257 4-bit 2:1 MUX - B2->A


Number: **PRO0055** rev: **B** Sheet title: **TPS05039-Q1 D2A2 FMC - SMPSts / 8/9**
 Rev: **Not in version control** Assembly Variant: **001** Sheet of: **66**
 Drawn by: **Alec Schott** File: **PRO0055 D2A2 VOUT JTAG EMU MUX 3 Size B**
 Engineer: **Alec Schott** Contact: **http://www.ti.com/mjwv**
 © Texas Instruments 2019

TDA2 - EMIF1 DDR3 Controller

▲ Design Note: All Clock, Address, Command and Control signals to be routed as DDR3L "Fly-By" signals. Series and Series-AC termination to be placed end of "Fly-By" routing.

Design Note: All Data, Mask and Data-Strobe signals shall be routed point to point.

EMIF1 Fly-By Terminations



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained herein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not design that the design is production worthy. You should completely validate and test your system implementation to confirm the system functionality for your applic.

Number:	PRC005	Rev:	B	Sheet Title:	TPS6059-01 QD2 FMC - SM59 / 89
Drawn By:	Alec Schott	File:	PRC0055-D22_DDR3_EMIIF1_SchDoc	Size:	B
Checked By:	Alec Schott	Contact:	http://www.ti.com/mmwave		

© Texas Instruments 2019

TDA2 - EMIF2 DDR3 Controller

References

TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)

Micron Technical Note TN-41-13: DDR3 Point-to-Point Design Support
Micron Technical Note TDA/TN-41-01: Calculating Memory System Power For DDR3


Follow all layout guidelines as presented in these documents.

Design Note: All Data, Mask and Data-Strobe signals shall be routed point to point.

ClassName: DDR_EMIF2_ADDR_CMD_CTRL_CK

Design Note: All Clock, Address, Command and Control signals to be routed as DDR3L "Fly-By" signals. Series and Series-AC termination to be placed end of "Fly-By" routing.



EMIF2 Fly-By Terminations



References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 NTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

TDA2 - VIN1A and VIN2A Interfaces



Design Note: Test points for checking VIN interface. Please place close to TDA2 RX.

Design Note: Test points for checking VIN interface. Please place close to TDA2 RX.



Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TFS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 30 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_VIN1A_VIN2A SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

ClassName: VIN4A

13 TDA_VIN4A_D[23..0] TDA_VIN4A_D[23..0]


13 TDA_VIN4A_CLK0 TDA_VIN4A_CLK0

13 TDA_VIN4A_DE0 TDA_VIN4A_DE0

Net Class



Design Note: Remainder of VIN4A interface is MUX'd with GPIO block. See "TDA2 Serial Ports" schematic page.






▲ Design Note: MCASP ports unused and no-connected as per datasheet.

Design Note: Test points for checking I2C5 interface. Please place close to TDA2 RX

Design Note: FPGA CRESETN moved from D26 to F14

TDA_GPIO6_6 FPGA_CRESETN

Signal	Value	Direction
TDA_GPIO7_31_FPGA1_CRESETN	0	Input
TDA_GPIO7_30_FPGA2_CRESETN	0	Input
TDA_GPIO5_13_FPGA3_CRESETN	0	Input
TDA_GPIO5_14_FPGA4_CRESETN	0	Input
FPGA1_CRESETN	1	Output
FPGA2_CRESETN	1	Output
FPGA3_CRESETN	1	Output
FPGA4_CRESETN	1	Output



Design Note: Test points for checking VIN interface. Please place close to TDA2 RX.

Orderable:	MMWCAS-DSP-EVM	Designed for:	Public Release	Mod. Date:	9/17/2019	
TID #:	N/A	Project Title:	Cascade Radar Host Processor Board			
Number:	PROC055	Rev:	B	Sheet Title:	TPS65903-Q1 TDA2 PMIC - SMP567/8/9	
Rev:	Not in version control		Assembly Variant:	001	Sheet:	31 of 66
Drawn By:	Alec Schott	File:	PROC055B_TDA2_MCAPS_VIN4A.SchDoc		Size:	B
Engineer:	Alec Schott	Contact:	http://www.ti.com/mmwave			





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

TDA2 - RGMII 1Gigabit Ethernet



References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Vaya Power Integrity Analysis - (INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.




TDA2 - Fixed 3.3V SD Card Supply

A load switch is used to allow a TDA GPIO to control when the SD Card 3.3V I/O supply is sequenced.


SDCARD 3.3V Power Switch



TDA2 - MMC1, SPI2 and SPI4 and SDCard Connector




SPI4 - FPGA[4:1] MUX



SPI4 - FPGA[4:1] MUX - ENABLE and SELECT


Design Note: Enables MUX by default and selects FPGA1 as SPI device.






TDA2 - Serial Ports: UART1, UART2, I2C1, I2C2, SPI1, SPI2, DCAN1, UART1, UART2, UART3 and VIN4A

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 Yagu Power Integrity Analysis - (INTERNAL ONLY)



Follow all layout guidelines as presented in these documents.



I2C GPIO Expander





UART1 - AWR[4:1] MUX



References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.


TDA2 - SATA and PCIe Interfaces




References
TDA2 Datamanual (CDDS INTERNAL ONLY)
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
Vcm Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

TDA2 - HDMI Interface





TDA2 - HDMI 1.4b Interface





References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)
Micron Technical Note TN-41-13: DDR3 Point-to-Point Design Support
Micron Technical Note TDA2TN-41-01: Calculating Memory System Power For DDR3

Follow all layout guidelines as presented in these documents.



SDRAM1, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte)



SDRAM2, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte)



SDRAM2, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte) - Only 2Gbit used for ECC




References




TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)

Micron Technical Note TN-41-13: DDR3 Point-to-Point Design Support
Micron Technical Note TDA2TN-01-01: Calculating Memory System Power For DDR3



Follow all layout guidelines as presented in these documents.




TDA2 - EMIF2 DDR3 - SDRAM

SDRAM1, 64 Meg x 16 x 8 banks
8Gbit (1Gbyte)SDRAM2, 64 Meg x 16 x 8 banks
8Gbit (1Gbyte)

SDRAM1 Decoupling



SDRAM2 Decoupling



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



© Texas Instruments 2019

References


- [TDA2 Evaluation Board](#)
- [TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
- [TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

TI Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-HTOEP (10x10)

Follow all layout guidelines as presented in these documents.



Ethernet PHY Bootstrap Pull-up/down



References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDD5 INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDD5 INTERNAL ONLY\)](#)
[TI Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-BTQEP \(10x10/100/1000-Q1\) 1 and 4 Channel ESD Protection Diodes for SuperSpeed \(Up to 6 Gbps\) Interface](#)
 Follow all layout guidelines as presented in these documents.

R445 SIGNALS	
RGMII_PHY_LED_0	RGMII_PHY_LED_0
RGMII_PHY_LED_1	RGMII_PHY_LED_1
RGMII_PHY_LED_2	RGMII_PHY_LED_2
RGMII_PHY_TD_A_P	RGMII_PHY_TD_A_P
RGMII_PHY_TD_A_N	RGMII_PHY_TD_A_N
RGMII_PHY_TD_B_P	RGMII_PHY_TD_B_P
RGMII_PHY_TD_B_N	RGMII_PHY_TD_B_N
RGMII_PHY_TD_C_P	RGMII_PHY_TD_C_P
RGMII_PHY_TD_C_N	RGMII_PHY_TD_C_N
RGMII_PHY_TD_D_P	RGMII_PHY_TD_D_P
RGMII_PHY_TD_D_N	RGMII_PHY_TD_D_N

Design Note: TVS ESD protection placed in-line with PHY signals - no stubs.

NC pins are opposite the D-side pins

U32

Pin	Signal	Pin	Signal
1	RGMMI_PHY_TD_A_P	4	D2+
2	RGMMI_PHY_TD_A_N	5	D1-
6	RGMMI_PHY_TD_B_N	NC	
7	RGMMI_PHY_TD_B_P	NC	
9	RGMMI_PHY_TD_A_N	NC	
10	RGMMI_PHY_TD_A_P	NC	
		8	GND
		9	GND

TPD4E05U06QDQARQ1

U33

Pin	Signal	Pin	Signal
1	RGMMI_PHY_TD_C_P	4	D2+
2	RGMMI_PHY_TD_C_N	5	D1-
6	RGMMI_PHY_TD_D_N	NC	
7	RGMMI_PHY_TD_D_P	NC	
9	RGMMI_PHY_TD_C_N	NC	
10	RGMMI_PHY_TD_C_P	NC	
		8	GND
		9	GND

TPD4E05U06QDQARQ1

[illegible]


Design Note: Include grounded screw hole to allow for possible chassis mounting to enclosure.

References
FTDI FT2232H Dual High-Speed USB to UART



Follow all layout guidelines as presented in these documents.

FTDI2232 UART to USB Bridge

5.0V to 3.3V Fixed LDO Regulator




Design Note: Place cap near VREGOUT pin.



Design Note: Place cap near VCCIO, VPHY and VPLL pins.


Design Note: Place cap near VCORE pins.

Design Note: Place crystal as close as possible FTDI device to minimize parasitic capacitance.



Design Note: Datasheet CL = 8pF. Estimating Cstray = 5pF.
C1 = 2CL - 2Cstray = 16pF - 10pF = 6pF
C1 chosen as 6.2pF.


FTDI 1Kb Configuration EEPROM



Design Note: Place junction near the EEPROM device pins.

Design Note: Data Direction Selection
1DIR = high, 1A -> 1B
2DIR = low, 2B -> 2A

FTDI 3.3V to TDA2 3.3V Bus Isolation



Design Note: TDA_FTDI_UART_TXD coming FROM FTDI TX

Design Note: TDA_FTDI_UART_RXD going TO FTDI RX


Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56/7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 43 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_UART_USB_Bridge_SchDocSize: B	http://www.ti.com
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	© Texas Instruments 2019

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

TDA2 - USB3.0 Host Connector




USB3.0 EMI Suppression

ClassName: TDA_USB1_Super_Speed



Design Note: Follow device datasheet routing recommendations for best USB3.0 signal integrity.


USB ESD Protection



Design Note: Signals pass through between the SxA side and Sx side of the device pinout.

Design Note: Follow device datasheet routing recommendations for best USB3.0 signal integrity.

USB3.0 Type-A Host Connector




Design Note: Include grounded screw hole to allow for possible chassis mounting to enclosure.


References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

TDA2 - HDMI Connector


Follow all layout guidelines as presented in these documents.




HDMI Control and ESD Protection



HDMI EMI Suppression




HDMI Host Connector




References
Micron Serial NOR Flash Memory MT25QL01GBBB (16-pin SOP2)

TDA2 QSPI Flash Memory

Follow all layout guidelines as presented in these documents.



1Gb (128M x 8) QSPI NOR Flash Memory




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56/7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 46 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_QSPI_Flash_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	


References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
Yagu Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.




TDA2 - MMC1, SPI2 and SPI4 and SDCard Connector

MicroSD ESD Protection



MicroSD Card Connector






References

[Lattice FPGA Embedded Vision Development Kit](#)

Follow all layout guidelines as presented in these documents.

TDA2 - VOUT1 Lattice ECP5 FPGA Prototyping Connector



Design Note: Interface provides 12V and up to 2A.

Design Note: Interface brings out the VOUT1 interface, I2C5 and two I2C GPIO expander pins to allow for interfacing to a separate Lattice ECP5 FPGA card which will perform VOUT to 10GBase-KR bridging.


References

[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

[TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" \(CDDS INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1 CSI2.0 Interface, FPGA1/4 Power Supplies


FPGA VCC, VCCAUX 2.5V and VCCPLL Decoupling




FPGA VCCA_PHY[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]




FPGA VCC, VCCAUX 2.5V and VCCPLL



FPGA1/4 VCCAUX 2.5V Supply



FPGA1/4 VCC 1.2V Supply




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2-PMIC - SMP567/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 51 of 66
Drawn By: Alec Schott	File: PROC055B_FPGA1_CSI_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com


References
 Lattice HW-USB-2B Programming Cable
 Lattice HW-USB-2B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1 FPGA VIN, SPI and Configuration Interface

Follow all layout guidelines as presented in these documents.




FPGA SPI/Config Interface



TDA2/Programmer SPI CS Jumper




FPGA and NOR Flash Programming Header




Design Note: See notes from Lattice and TI programming reference documents for HW-USB-2B USB Programming Cable Flying-Lead Connections


FPGA NOR Flash



FPGA VIN Interface



FPGA VIN Interface




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)

TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #2




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #2 CSI2.0 Interface, FPGA1/4 Power Supplies


FPGA VCC, VCCAUX 2.5V and VCCGPLL Decoupling




FPGA VCCA_PHY[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]




FPGA VCC, VCCAUX 2.5V and VCCGPLL



FPGA2/3 VCCAUX 2.5V Supply



FPGA2/3 VCC 1.2V Supply



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2-PMIC - SMP56/7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 54 of 66
Drawn By: Engineer: Alec Schott	File: PROC055B_FPGA2_CSI_SchDoc	Size: B
	Contact: http://www.ti.com/mmwave	

References
 Lattice HW-USB-2B Programming Cable
 Lattice HW-USB-2B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide


Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #2

FPGA VIN, SPI and Configuration Interface

Follow all layout guidelines as presented in these documents.




FPGA SPI/Config Interface




TDA2/Programmer SPI CS Jumper




FPGA and NOR Flash Programming Header




FPGA NOR Flash



FPGA VIN Interface



FPGA VIN Interface



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	Sheet Title: TFS659039-01 TDA2-PMIC - SMP56/7/8/9
Number: PROC055	Rev: B	Assembly Variant: 001
Drawn By: Alec Schott	File: PROC055B_FPGA2_VIN_SchDoc	Sheet: 55 of 66
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	Size: B

References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)

TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1





Design Note: CRESETN broadcast from TDA2 to all FPGA and all FPGA connectors.

References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1 CSI2.0 Interface, FPGA1/4 Power Supplies


FPGA VCC, VCCAUX 2.5V and VCCGPLL Decoupling



FPGA VCCA_PHY[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]




FPGA VCC, VCCAUX 2.5V and VCCGPLL




References
 Lattice HW-USB2-B Programming Cable
 Lattice HW-USB2-B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide

Follow all layout guidelines as presented in these documents.



Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #3


FPGA VIN, SPI and Configuration Interface





TDA2/Programmer SPI CS Jumper




FPGA and NOR Flash Programming Header




FPGA NOR Flash



FPGA VIN Interface



FPGA VIN Interface




References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)

TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #4





Design Note: CRESETN broadcast from TDA2 to all FPGA and all FPGA connectors.

References
TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1 CSI2.0 Interface, FPGA1/4 Power Supplies


FPGA VCC, VCCAUX 2.5V and VCCGPLL Decoupling



FPGA VCCAUX[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]



FPGA VCC, VCCAUX 2.5V and VCCGPLL




References
 Lattice HW-USB-2B Programming Cable
 Lattice HW-USB-2B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide


Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #4

FPGA VIN, SPI and Configuration Interface


Follow all layout guidelines as presented in these documents.




FPGA SPI/Config Interface




TDA2/Programmer SPI CS Jumper




FPGA and NOR Flash Programming Header




FPGA NOR Flash



FPGA VIN Interface



FPGA VIN Interface



TDA2 AWR RF Board Connectors - Top


References

[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)


TI Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-HTOEP (10x10)

Follow all layout guidelines as presented in these documents.


AWR RF Board Connector 1 - AWR1 and AWR2



AWR RF Board Connector 2 - AWR3 and AWR4



TDA2/AWR SPI Port Fanout and Buffer



Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title:
Rev: Not in version control	Assembly Variant: 001	Sheet: 62 of 61
Drawn by: Alec Schott	File: PROC055B_AWR_Connector_Top_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

References

[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.




Figure 10: Pin connections for the TDA123C01

The diagram illustrates the pin connections for the TDA123C01, organized into three main sections: TP1, TP4, and TP5. Each section lists the connector pin, the signal name, and the corresponding TDA123C01 pin and function.

TP1 Connections:

- 1: AWR_CONN1_MON (TDA AWR1_GPIO2_GPIO6_5)
- 2: AWR_CONN_TP1 (TDA AWR1_GPIO2_GPIO6_4)
- 3: TDA AWR1_GPIO2_GPIO6_4
- 4: TDA AWR1_GPIO2_GPIO6_4
- 5: TDA AWR1_GPIO2_GPIO6_4
- 6: TDA AWR1_GPIO2_GPIO6_4
- 7: TDA AWR1_GPIO2_GPIO6_4
- 8: TDA AWR1_GPIO2_GPIO6_4
- 9: TDA AWR1_GPIO2_GPIO6_4
- 10: TDA AWR1_GPIO2_GPIO6_4
- 11: TDA AWR1_GPIO2_GPIO6_4
- 12: TDA AWR1_GPIO2_GPIO6_4
- 13: TDA AWR1_GPIO2_GPIO6_4
- 14: TDA AWR1_GPIO2_GPIO6_4
- 15: TDA AWR1_GPIO2_GPIO6_4
- 16: TDA AWR1_GPIO2_GPIO6_4
- 17: TDA AWR1_GPIO2_GPIO6_4
- 18: TDA AWR1_GPIO2_GPIO6_4
- 19: TDA AWR1_GPIO2_GPIO6_4
- 20: TDA AWR1_GPIO2_GPIO6_4
- 21: TDA AWR1_GPIO2_GPIO6_4
- 22: TDA AWR1_GPIO2_GPIO6_4
- 23: TDA AWR1_GPIO2_GPIO6_4
- 24: TDA AWR1_GPIO2_GPIO6_4
- 25: TDA AWR1_GPIO2_GPIO6_4
- 26: TDA AWR1_GPIO2_GPIO6_4
- 27: TDA AWR1_GPIO2_GPIO6_4
- 28: TDA AWR1_GPIO2_GPIO6_4
- 29: TDA AWR1_GPIO2_GPIO6_4
- 30: TDA AWR1_GPIO2_GPIO6_4
- 31: TDA AWR1_GPIO2_GPIO6_4
- 32: TDA AWR1_GPIO2_GPIO6_4
- 33: TDA AWR1_GPIO2_GPIO6_4
- 34: TDA AWR1_GPIO2_GPIO6_4
- 35: TDA AWR1_GPIO2_GPIO6_4
- 36: TDA AWR1_GPIO2_GPIO6_4
- 37: TDA AWR1_GPIO2_GPIO6_4
- 38: TDA AWR1_GPIO2_GPIO6_4
- 39: TDA AWR1_GPIO2_GPIO6_4
- 40: TDA AWR1_GPIO2_GPIO6_4
- 41: TDA AWR1_GPIO2_GPIO6_4
- 42: TDA AWR1_GPIO2_GPIO6_4
- 43: TDA AWR1_GPIO2_GPIO6_4
- 44: TDA AWR1_GPIO2_GPIO6_4
- 45: TDA AWR1_GPIO2_GPIO6_4
- 46: TDA AWR1_GPIO2_GPIO6_4
- 47: TDA AWR1_GPIO2_GPIO6_4
- 48: TDA AWR1_GPIO2_GPIO6_4
- 49: TDA AWR1_GPIO2_GPIO6_4
- 50: TDA AWR1_GPIO2_GPIO6_4
- 51: TDA AWR1_GPIO2_GPIO6_4
- 52: TDA AWR1_GPIO2_GPIO6_4
- 53: TDA AWR1_GPIO2_GPIO6_4
- 54: TDA AWR1_GPIO2_GPIO6_4
- 55: TDA AWR1_GPIO2_GPIO6_4
- 56: TDA AWR1_GPIO2_GPIO6_4
- 57: TDA AWR1_GPIO2_GPIO6_4
- 58: TDA AWR1_GPIO2_GPIO6_4
- 59: TDA AWR1_GPIO2_GPIO6_4
- 60: TDA AWR1_GPIO2_GPIO6_4

TP4 Connections:

- 21: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_5)
- 22: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 23: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 24: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 25: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 26: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 27: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 28: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 29: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 30: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 31: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 32: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 33: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 34: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 35: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 36: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 37: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 38: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 39: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 40: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 41: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 42: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 43: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 44: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 45: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 46: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 47: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 48: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 49: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 50: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 51: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 52: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 53: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 54: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 55: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 56: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 57: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 58: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 59: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)
- 60: AWR_CONN_TP2 (TDA AWR1_GPIO2_GPIO6_4)

TP5 Connections:

- 51: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_5)
- 52: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 53: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 54: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 55: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 56: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 57: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 58: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 59: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)
- 60: AWR_CONN_TP3 (TDA AWR1_GPIO2_GPIO6_4)

Design Notes:

- Design Note: TDA I2C3 interfacing to primary AWR PMIC I2C port
- Design Note: TO AWR devices
- Design Note: FROM AWR devices
- Design Note: TO AWR devices
- Design Note: FROM AWR devices

Legend:

- TP1: AWR_CONN1_MON
- TP2: AWR_CONN_TP1
- TP3: AWR_CONN_TP2
- TP4: AWR_CONN_TP3
- TP5: AWR_CONN_TP4

Components:

- R1: 0
- R2: 0
- R3: 0
- R4: 0
- R5: 0
- C1: 47uF 10V
- C2: 47uF 10V
- SYSTEM_5V0




TDA2 AWR RF Board Connector 2 - Power, Control and Data Interfaces

References

TDA2 Evaluation Board
TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
TLEthernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-HTQFP (10x10)

Follow all layout guidelines as presented in these documents.

Mates to AWR RF Board P2




Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title:
Rev: Not in version control	Assembly Variant: 001	Sheet: 64 of 66
Drawn By: Alec Schott	File: PROC055B_AWR_Connector_2_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Cascade Radar Host Board - LED Indicators


I2C GPIO Expander LEDs




Input 12V Power Indicator




TPS74801 Ethernet 2.5V Power Good




TDA2 RESTOUTz




TDA2 PORz




FPGA1 CDONE LED




TDA2 RESETz




FPGA2 CDONE LED




TDA2 PMIC Reset Out




TPS43351 3.3V and 5.0V Power Good




TPS57112 DDR3 1.35V Power Good




FPGA3 CDONE LED




TPS74801 Ethernet 1.0V Power Good




TPS51200 DDR3 VTT and VREF Power Good



FPGA4 CDONE LED



Cascade Radar Host Board - Hardware Tracking



Design Note: All screw-holes should be connected to PCB GND to allow for possible chassis mounting to enclosure.




PCB Number: PROC055
PCB Rev: B
Printed Circuit Board

Logo1
PCB
LOGO
Texas Instruments

Logo2
PCB
LOGO
WEEE logo

Logo3
PCB
LOGO
FCC disclaimer



BDN10-3CB/A01
BDN10-3CB/A01



MB-MP1 6DA/AM



MZ-V7P512BW

ZZ2
Assembly Note
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4
Assembly Note
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

ZZ5
Assembly Note
INDICATION FOR COMPONENTS D* (WITH 2 PINS) ARE GIVEN AT THEIR CATHODE SIDE.

ZZ6
Assembly Note
MP1 must be soldered down to the "Top Layer" of PCB.

ZZ7
Assembly Note
Refer to Test Procedure Document for installing uSD, H9, and SSD Drive

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title:
Rev: Not in version control	Assembly Variant: 001	Sheet: 66 of 66
Drawn By: Alec Schott	File: PROC055B_EVM_Hardware_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

List of Materials		Material description	
Material ID	Material Name	Material Description	Material Quantity
1	Concrete	Concrete	1000
2	Reinforcement	Reinforcement	1000
3	Steel	Steel	1000
4	Brick	Brick	1000
5	Block	Block	1000
6	Roofing	Roofing	1000
7	Insulation	Insulation	1000
8	Paint	Paint	1000
9	Plaster	Plaster	1000
10	Tile	Tile	1000
11	Window	Window	1000
12	Door	Door	1000
13	Furniture	Furniture	1000
14	Lighting	Lighting	1000
15	Electrical	Electrical	1000
16	Plumbing	Plumbing	1000
17	HVAC	HVAC	1000
18	Landscaping	Landscaping	1000
19	Security	Security	1000
20	Signage	Signage	1000
21	Tools	Tools	1000
22	Equipment	Equipment	1000
23	Materials	Materials	1000
24	Supplies	Supplies	1000
25	Services	Services	1000
26	Permits	Permits	1000
27	Insurance	Insurance	1000
28	Legal	Legal	1000
29	Accounting	Accounting	1000
30	Marketing	Marketing	1000
31	Operations	Operations	1000
32	Human Resources	Human Resources	1000
33	Finance	Finance	1000
34	IT	IT	1000
35	Facilities	Facilities	1000
36	Legal	Legal	1000
37	Accounting	Accounting	1000
38	Marketing	Marketing	1000
39	Operations	Operations	1000
40	Human Resources	Human Resources	1000
41	Finance	Finance	1000
42	IT	IT	1000
43	Facilities	Facilities	1000
44	Legal	Legal	1000
45	Accounting	Accounting	1000
46	Marketing	Marketing	1000
47	Operations	Operations	1000
48	Human Resources	Human Resources	1000
49	Finance	Finance	1000
50	IT	IT	1000
51	Facilities	Facilities	1000
52	Legal	Legal	1000
53	Accounting	Accounting	1000
54	Marketing	Marketing	1000
55	Operations	Operations	1000
56	Human Resources	Human Resources	1000
57	Finance	Finance	1000
58	IT	IT	1000
59	Facilities	Facilities	1000
60	Legal	Legal	1000
61	Accounting	Accounting	1000
62	Marketing	Marketing	1000
63	Operations	Operations	1000
64	Human Resources	Human Resources	1000
65	Finance	Finance	1000
66	IT	IT	1000
67	Facilities	Facilities	1000
68	Legal	Legal	1000
69	Accounting	Accounting	1000
70	Marketing	Marketing	1000
71	Operations	Operations	1000
72	Human Resources	Human Resources	1000
73	Finance	Finance	1000
74	IT	IT	1000
75	Facilities	Facilities	1000
76	Legal	Legal	1000
77	Accounting	Accounting	1000
78	Marketing	Marketing	1000
79	Operations	Operations	1000
80	Human Resources	Human Resources	1000
81	Finance	Finance	1000
82	IT	IT	1000
83	Facilities	Facilities	1000
84	Legal	Legal	1000
85	Accounting	Accounting	1000
86	Marketing	Marketing	1000
87	Operations	Operations	1000
88	Human Resources	Human Resources	1000
89	Finance	Finance	1000
90	IT	IT	1000
91	Facilities	Facilities	1000
92	Legal	Legal	1000
93	Accounting	Accounting	1000
94	Marketing	Marketing	1000
95	Operations	Operations	1000
96	Human Resources	Human Resources	1000
97	Finance	Finance	1000
98	IT	IT	1000
99	Facilities	Facilities	1000
100	Legal	Legal	1000