


# ESD752 24V, 2-Channel ESD Protection Diode in DFN1110 Industry Standard Package for In-Vehicle Networks

#### 1 Features

- IEC 61000-4-2 level 4 ESD protection:
  - ±30kV contact discharge
  - ±30kV air-gap discharge
- Tested in compliance to IEC 61000-4-5
- 24V working voltage
- Bidirectional ESD protection
- 2-channel device provides complete ESD protection with single component
- Low clamping voltage protects downstream components
- I/O capacitance = 3pF (typical)
- DFN1110 (DXA) small, standard, common footprint

## 2 Applications

- Industrial control networks:
  - Smart distribution system (SDS)
  - DeviceNet IEC 62026-3
  - CANopen CiA 301/302-2 and EN 50325-4
  - 4/20mA circuits
  - PLC surge protection
  - ADC surge protection



**ESD752 Typical Application** 

## 3 Description


ESD752 is a bidirectional ESD protection diode for Controller Area Network (CAN) interface protection. ESD752 is rated to dissipate contact ESD strikes specified in the IEC 61000-4-2 standard. The low dynamic resistance and low clamping voltage enables system level protection against transient events. This protection is key as industrial systems require a high level of robustness and reliability for safety applications.

This device features a low IO capacitance per channel and a pin-out to suit two CAN bus lines (CANH and CANL) from the damage caused by ElectroStatic Discharge (ESD) and other transients. Additionally, the 3pF (typical) line capacitance of ESD752 is suitable for CAN, CANFD, CAN SiC, and CAN-XL applications that can support data rates up to 20Mbps.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
ESD752	DXA (DFN1110, 3)	1.1mm × 1.0mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram** 



# **Table of Contents**

1 Features1	6 Layout8
2 Applications 1	
3 Description1	6.2 Layout Example8
4 Pin Configuration and Functions3	
5 Specifications4	7.1 Documentation Support9
5.1 Absolute Maximum Ratings4	
5.2 ESD Ratings—JEDEC Specification4	7.3 Support Resources9
5.3 ESD Ratings—IEC Specification4	
5.4 Recommended Operating Conditions4	
5.5 Thermal Information5	7.6 Glossary9
5.6 Electrical Characteristics5	8 Revision History9
5.7 Typical Characteristics6	9 Mechanical, Packaging, and Orderable Information9



# 4 Pin Configuration and Functions




Figure 4-1. DXA Package, 3-Pin DFN1110 (Bottom View)

### **Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	I I I F E \ /	DESCRIPTION	
Ю	1, 2	I/O	ESD protected IO	
GND	3	G	Connect to ground.	

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power



# 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Peak pulse	IEC 61000-4-5 Power (t <sub>p</sub> - 8/20μs) at 25°C		210	W
Peak pulse	IEC 61000-4-5 current (t <sub>p</sub> - 8/20µs) at 25°C		4.7	Α
T <sub>A</sub>	Operating free-air temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	155	°C

<sup>(1)</sup> Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

# 5.2 ESD Ratings—JEDEC Specification

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001	± 2500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JS-002	± 1000	V

# 5.3 ESD Ratings—IEC Specification

over TA = 25°C (unless otherwise noted)

			VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±30000	V
V <sub>(ESD)</sub>		IEC 61000-4-2 Air-gap Discharge, all pins	±30000	V

### 5.4 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	-24	24	V
T <sub>A</sub>	Operating free-air temperature	-55	150	°C

advict Foldon Limbor FODZEO

Copyright © 2025 Texas Instruments Incorporated



#### 5.5 Thermal Information

		ESD752	
	THERMAL METRIC <sup>(1)</sup>	DXA (DFN1110-3)	UNIT
		3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	284.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	147.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	127.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	12.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	126.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

## **5.6 Electrical Characteristics**

over  $T_A = 25^{\circ}C$  (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage		-24		24	V
V <sub>BR</sub>	Breakdown voltage	$I_{IO}$ = 10mA, IO to GND, both Positive and Negative	25.5		35.5	V
I <sub>LEAK</sub>	Leakage current	V <sub>IO</sub> = ±24V, IO to GND	-50	1.2	50	nA
V <sub>CLAMP</sub>	Clamping voltage <sup>(2)</sup>	$I_{PP} = 4.7A$ , $t_p = 8/20 \mu s$ , IO to GND		37		V
V <sub>CLAMP</sub>	Clamping voltage <sup>(3)</sup>	I <sub>PP</sub> = 16A, TLP, O to GND		38		V
В	Dynamic resistance <sup>(3)</sup>	IO to GND		0.43		Ω
R <sub>DYN</sub>	Dynamic resistance	GND to IO		0.43		12
C <sub>L</sub>	Line capacitance	$V_{IO} = 0V, f = 1MHz, V_{p-p} = 30mV$		3		pF


<sup>(1)</sup> Measurements made on both IO channels

<sup>(2)</sup> Device stressed with 8/20µs exponential decay waveform according to IEC 61000-4-5.

<sup>(3)</sup> Non-repetitive current pulse, Transmission Line Pulse (TLP); square pulse; ANSI / ESD STM5.5.1-2008



# 5.7 Typical Characteristics




45

Current (A) Voltage (V)



# **5.7 Typical Characteristics (continued)**





## 6 Layout

## 6.1 Layout Guidelines

- The optimum placement of the device is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.
- If pin 3 is connected to ground, use a thick and short trace for this return path.

## 6.2 Layout Example

This example is typical of a dual channel differential data pair application, such as CAN.




Figure 6-1. Routing with DXA Package

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 7.1 Documentation Support

#### 7.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Protecting Automotive Can Bus Systems from ESD Overvoltage Events application note
- Texas Instruments, ESD Layout Guide user's guide
- Texas Instruments, ESD Protection Diodes EVM user's guide
- Texas Instruments, Generic ESD Evaluation Module user's guide
- · Texas Instruments, Reading and Understanding an ESD Protection data sheet

#### 7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 7.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 7.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION NOTES		
December 2025	*	Initial Release	

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 11-Dec-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ESD752DBZR	Active	Production	SOT-23 (DBZ)   3	3000   JUMBO T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2RP8
ESD752DBZR.B	Active	Production	SOT-23 (DBZ)   3	3000   JUMBO T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	2RP8
ESD752DCKR	Active	Production	SC70 (DCK)   3	3000   JUMBO T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 150	1MP
ESD752DCKR.B	Active	Production	SC70 (DCK)   3	3000   JUMBO T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 150	1MP
ESD752DXAR	Active	Production	USON (DXA)   3	3000   LARGE T&R	-	SN	Level-1-260C-UNLIM	-55 to 150	1WW

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD752DBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
ESD752DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 18-Jun-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD752DBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
ESD752DCKR	SC70	DCK	3	3000	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR SC70



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed
- 0.25mm per side




SMALL OUTLINE TRANSISTOR SC70



- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR SC70




- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side




SMALL OUTLINE TRANSISTOR



- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025