

SN74LVC2GU04Q1 Dual Unbuffered Inverter

1 Features

- AEC-Q100 Qualified for automotive applications:
 - Device temperature grade 1: –40°C to +125°C, T_A
- Supports 5V V_{CC} operation
- Inputs accept voltages to 5.5V
- Max t_{pd} of 3.7ns at 3.3V
- Low power consumption, 10µA max I_{CC}
- ±24mA Output drive at 3.3V
- Typical V_{OLP} (output ground bounce) <0.8V at V_{CC} = 3.3V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) >2V at V_{CC} = 3.3V, T_A = 25°C
- Can be used as a down translator to translate inputs from a max of 5.5V down to the V_{CC} level
- Unbuffered outputs

2 Applications

- **AV** receivers
- Desktop or notebook PCs
- Blu-ray players and home theaters
- DVD recorders and players
- Digital radio or internet radio players
- Digital video cameras (DVC)
- **Embedded PCs**
- GPS: Personal navigation devices
- Mobile internet devices
- Network projector front-ends
- Portable media players
- Pro audio mixers

- Smoke detectors
- Solid-state drive (SSD): enterprise
- High-definition (HDTV)
- Tablets: enterprise
- Audio docks: portable
- DLP front projection systems
- **DVR and DVS**
- Digital picture frame (DPF)
- Digital still cameras

3 Description


This dual inverter is designed for 1.65V to 5.5V V_{CC} operation.

The SN74LVC2GU04-Q1 device contains inverters with unbuffered outputs and performs the Boolean function $Y = \overline{A}$.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM) ⁽³⁾
SN74LVC2GU04- Q1	DRY (SON, 6)	1.45mm × 1.00mm	1.45mm × 1.00mm
	DCK (SC-70, 6)	2.00mm × 2.10mm	2.00mm × 1.25mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7.3 Feature Description	8
2 Applications 1	7.4 Device Functional Modes	9
3 Description1	8 Application and Implementation	10
4 Pin Configuration and Functions3	8.1 Application Information	10
5 Specifications4	8.2 Typical Application	
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations	<mark>11</mark>
5.2 ESD Ratings4	8.4 Layout	11
5.3 Recommended Operating Conditions4	9 Device and Documentation Support	
5.4 Thermal Information5	9.1 Receiving Notification of Documentation Updates	չ1 <mark>3</mark>
5.5 Electrical Characteristics5	9.2 Support Resources	13
5.6 Switching Characteristics – -40°C to 85°C6	9.3 Trademarks	
5.7 Switching Characteristics – -40°C to 125°C6	9.4 Electrostatic Discharge Caution	
5.8 Operating Characteristics6	9.5 Glossary	13
5.9 Typical Characteristic6	10 Revision History	
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable	
7 Detailed Description8	Information	13
7.1 Overview8	11.1 Tape and Reel Information	14
7.2 Functional Block Diagram8	11.2 Mechanical Data	



4 Pin Configuration and Functions




Figure 4-1. DRY Package 6-Pin SON Top View




Figure 4-2. DCK Package 6-Pin SC70 Top View

Table 4-1. Pin Functions

	PIN							
NAME	DRY (SON) (1)	DCK (SC70)	I/O	DESCRIPTION				
1A	1	1	I	Input				
1Y	6	6	0	Output				
2A	3	3	I	Input				
2Y	4	4	0	Output				
V _{CC}	5	5	_	Positive Supply				
GND	2	2	_	Ground				

(1) See Package drawing at the end of the data sheet for dimensions



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	6.5	V
VI	Input voltage range ⁽²⁾			-0.5	6.5	V
Vo	Voltage range applied to any output in the high or lo	ow state ^{(2) (3)}		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	VI	< 0		-50	mA
I _{OK}	Output clamp current	Vo	< 0		-50	mA
Io	Continuous output current				±50	mA
	Continuous current through V _{CC} or GND				±100	mA
T _A	Operating free-air temperature				125	°C
T _J	Operating junction temperature				150	°C
T _{stg}	Storage temperature			-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			MAX	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level	±1000	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

(1)			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	5.5	V
V _{IH}	High-level input voltage	I _O = -100μA	0.75 × V _{CC}		V
V _{IL}	Low-level input voltage	I _O = 100μA		0.25 × V _{CC}	V
VI	Input voltage	·	0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65V		-4	
		V _{CC} = 2.3V		-8	
I _{OH}	High-level output current	V _{CC} = 3V		-16	mA
		vcc – sv		-24	
		V _{CC} = 4.5V		-32	
		V _{CC} = 1.65V		4	
		V _{CC} = 2.3V		8	
I _{OL}	Low-level output current	V - 2V	16		mA
		V _{CC} = 3V		24	
		V _{CC} = 4.5V		32	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Folder Links: SN74LVC2GU04-Q1

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ The value of V_{CC} is provided in the Recommended Operating Conditions table.



5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DCK	DRY	UNIT
	I HERMAL METRIC	(6 PINS)	(6 PINS)	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	187.7	233.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	115.2	144.6	°C/W
R _{0JB}	Junction-to-board thermal resistance	48.4	119.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	30.9	15.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	48.2	119.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		V	-40°C	to 85°C		-40°C	to 125°C		UNIT
PARAMETER	TEST CO	NDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	ONII
		I _{OH} = -100μA	1.65V to 5.5V	V _{CC} - 0.1			V _{CC} - 0.1			
		I _{OH} = -4mA	1.65 V	1.2			1.2			
V _{OH}	V _{IL} = 0V	I _{OH} = -8mA	2.3 V	1.9			1.9			V
V ОН	VIL - UV	I _{OH} = -16mA	3V	2.4			2.4			v
		I _{OH} = -24mA	3v	2.3			2.3			
		I _{OH} = -32mA	4.5 V	3.8			3.8			
	V V	I _{OL} = 100μA	1.65V to 5.5V			0.1			0.1	
		I _{OL} = 4mA	1.65 V			0.45			0.45	
V		I _{OL} = 8mA	2.3 V			0.3			0.3	V
V _{OL}	V _{IH} = V _{CC}	I _{OL} = 16mA	3V			0.4			0.4	v
		I _{OL} = 24mA	_			0.55			0.55	
		I _{OL} = 32mA	4.5 V			0.55			0.55	
I _I A inputs	V _I = 5.5V or GND		0 to 5.5 V			±5			±5	μA
I _{CC}	V _I = 5.5V or GND,	I _O = 0	1.65V to 5.5V			10			10	μA
C _I	V _I = V _{CC} or GND		3.3 V		7					pF

⁽¹⁾ All typical values are at V_{CC} = 3.3V, T_A = 25°C.



5.6 Switching Characteristics - -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Parameter Measurement Information)

						-40°C t	o 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.1		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Y	1.2	5.5	1	4	1.1	3.7	1	3	ns

5.7 Switching Characteristics - -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Parameter Measurement Information)

				-40°C to 125°C							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ' ± 0.1		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Y	1.2	6.3	1	4.5	1.1	4.2	1	3.5	ns

5.8 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8V	V _{CC} = 2.5V	V _{CC} = 3.3V	V _{CC} = 5V	UNIT	
	FARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT	
C_{pd}	Power dissipation capacitance	f = 10MHz	7	7	8	23	pF	

5.9 Typical Characteristic





Figure 5-1. t_{pd} vs V_{CC}

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




6 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	INI	PUTS		.,		_	.,	
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _∟	R _⊾	V _Δ	
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V	
$2.5~\textrm{V}~\pm~0.2~\textrm{V}$	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V	
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \,\Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and \dot{t}_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. $t_{\text{PLH}}^{\text{F2L}}$ and $t_{\text{PHL}}^{\text{F2L}}$ are the same as $t_{\text{pd}}^{\text{eff}}$
- H. All parameters and waveforms are not applicable to all devices.


Figure 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The SN74LVC2GU04Q1 device contains two inverters with unbuffered outputs with a maximum sink current of 32mA.

7.2 Functional Block Diagram



Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high-drive capability of this device creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

7.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst-case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

Signals that are applied to the inputs need to have fast edge rates, as shown by $\Delta t/\Delta v$ in the *Recommended Operating Conditions*, to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.3.3 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as shown in Figure 7-1.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.4 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

7.3.5 Unbuffered Logic

A standard CMOS logic function typically consists of at least three stages: the input inverter, the logic function, and the output inverter. Some devices have multiple stages at the input or output for various reasons. An unbuffered CMOS logic function eliminates the extra input and output stages; the device only contains the required logic function which is directly driven from the inputs and directly drives the outputs.

The unbuffered inverter is commonly used in oscillator circuits because it is less sensitive to parameter changes in the oscillator circuit due to having lower total gain than a buffered equivalent. To learn more about how to use an unbuffered inverter in an oscillator circuit, see *Use of the CMOS Unbuffered Inverter in Oscillator Circuits*.

7.4 Device Functional Modes

Table 7-1. Function Table (Each Inverter)

INPUT A	OUTPUT Y				
Н	L				
L	Н				

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The unbuffered inverter is commonly used in oscillator circuits because it is less sensitive to parameter changes in the oscillator circuit due to having lower total gain than a buffered equivalent. An example application circuit is shown in Figure 8-1. To learn more about how to use an unbuffered inverter in an oscillator circuit, refer to the Use of the CMOS Unbuffered Inverter in Oscillator Circuits application report.

8.2 Typical Application




Figure 8-1. Typical Application Diagram

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

To learn more about how to use an unbuffered inverter in an oscillator circuit, refer to the *Use of the CMOS Unbuffered Inverter in Oscillator Circuits* application report.

- 1. Recommended Input Conditions
 - Specified high and low levels. See (V_{IH} and V_{IL}) in Recommended Operating Conditions.
 - Inputs are overvoltage tolerant allowing them to go as high as (V_I max) in Recommended Operating
 Conditions at any valid V_{CC}.
- 2. Absolute Maximum Output Conditions
 - Load currents must not exceed (I_O max) per output and must not exceed (Continuous current through V_{CC} or GND) total current for the part. These limits are located in *Absolute Maximum Ratings*.
 - Outputs must not be pulled above the voltage rated in the Absolute Maximum Ratings.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

8.2.3 Application Curve




Figure 8-2. I_{CC} vs Frequency

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

The V_{CC} pin must have a good bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended, and it is ok to parallel multiple bypass caps to reject different frequencies of noise. $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

Even low data rate digital signals can contain high-frequency signal components due to fast edge rates. When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.

An example layout is given in Figure 8-3 for the DRY (SON) package. This example layout includes a 0402 (metric) capacitor and uses the measurements found in the example board layout appended to this end of this datasheet. A via of diameter 0.1mm (3.973 mil) is placed directly in the center of the device. This via can be used to trace out the center pin connection through another board layer, or it can be left out of the layout



8.4.2 Layout Example




Figure 8-3. Layout example for DRY package

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	hanges from Revision * (September 2019) to Revision A (October 2025)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added DCK package option	1
•	Added DCK Thermal Information	5

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




11.1 Tape and Reel Information



TAPE DIMENSIONS K0 P1 B0 Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCLVC2GU04QDCKR Q1	SC70	DCK	6	3000	180	8.4	2.3	2.5	1.2	4	8	Q3
1P2GU04QDRYRQ1	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1

Product Folder Links: SN74LVC2GU04-Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCLVC2GU04QDCKRQ1	SC70	DCK	6	3000	210	185	35
1P2GU04QDRYRQ1	SON	DRY	6	5000	189.0	185.0	36.0


DCK0006A

11.2 Mechanical Data

PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing All linear dimensions are in millimeters. Any dimensions in parentnesis are for reference only. Dimensioning and to per ASME Y14.5M.
 This drawing is subject to change without notice.
 Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 Falls within JEDEC MO-203 variation AB.






EXAMPLE BOARD LAYOUT

DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.8. Board assembly site may have different recommendations for stencil design.



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated


DRY0006B



PACKAGE OUTLINE

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

DRY0006B

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






EXAMPLE STENCIL DESIGN

DRY0006B

USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com

2-Dec-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
1P2GU04QDRYRQ1	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	FZ
1P2GU04QDRYRQ1.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	FZ
CLVC2GU04QDCKRQ1	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	-	SN	Level-1-260C-UNLIM	-40 to 125	1KR
PCLVC2GU04QDCKRQ1	Active	Preproduction	SC70 (DCK) 6	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2GU04-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2025


● Catalog: SN74LVC2GU04

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025